

Infineon[®] LITIX[™] Basic

TLD1315EL

3 Channel High Side Current Source

Data Sheet

Rev. 1.1, 2015-03-24

Automotive



1	Overview	. 3
2	Block Diagram	. 5
3 3.1 3.2	Pin Configuration Pin Assignment Pin Definitions and Functions	. 6
4 4.1 4.2 4.3	General Product Characteristics	. 8 . 9
5 5.1 5.2 5.3 5.3.1 5.3.2	EN Pin EN Function Internal Supply Pin EN Unused EN - Pull Up to VS EN - Direct Connection to VS	10 11 12 12
6 6.1 6.2 6.3	PWMI Pin PWM Dimming Internal PWM Unit Electrical Characteristics Internal Supply / EN / PWMI Pin	13 14
7 7.1 7.2	IN_SET Pin Output Current Adjustment via RSET Smart Input Pin	18
8 8.1 8.2 8.3	ST Pin Diagnosis Selector Diagnosis Output Disable Input	21 21
9 9.1 9.2 9.3	Load Diagnosis N-1 Detection Double Fault Conditions Electrical Characteristics IN_SET Pin and Load Diagnosis	23 26
10 10.1 10.1.1 10.1.2 10.2	Power Stage Protection Over Load Behavior Reverse Battery Protection Electrical Characteristics Power Stage	28 28 28
11 11.1	Application Information Further Application Information	
12	Package Outlines	32
13	Revision History	33



3 Channel High Side Current Source LITIX[™] Basic

TLD1315EL



1 Overview

Features

- 3 Channel device with integrated output stages (current sources), optimized to drive LEDs
- Output current up to 120mA per channel
- Low current consumption in sleep mode
- PWM-operation supported via VS- and EN-pin
- Integrated PWM dimming engine to provide two LED brightness levels without external logic (e.g. µC)
- Output current adjustable via external low power resistor and possibility to connect PTC resistor for LED protection during over temperature conditions
- Reverse polarity protection
- Overload protection
- Undervoltage detection
- Infineon® N-1 detection functionality
- Wide temperature range: -40 °C < T_i < 150 °C
- PG-SSOP14 package with exposed heatslug
- Green Product (RoHS compliant)
- AEC Qualified

Description

The LITIX[™] Basic TLD1315EL is a three channel high side driver IC with integrated output stages. It is designed to control LEDs with a current up to 120 mA. In typical automotive applications the device is capable to drive i.e. 3 red LEDs per chain (total 9 LEDs) with a current up to 60mA, which is limited by thermal cooling aspects. The output current is controlled practically independent of load and supply voltage changes.

Table 1Product Summary

Operating voltage	V _{S(nom)}	5.5 V 40 V
Maximum voltage	$V_{ m S(max)}$ $V_{ m OUTx(max)}$	40 V
Nominal output (load) current	I _{OUTx(nom)}	60 mA when using a supply voltage range of 8V - 18V (e.g. Automotive car battery). Currents up to $I_{OUT(max)}$ possible in applications with low thermal resistance R_{thJA}
Maximum output (load) current	I _{OUTx(max)}	120 mA; depending on thermal resistance $R_{\rm thJA}$

Туре	Package	Marking
TLD1315EL	PG-SSOP14	TLD1315EL



PG-SSOP14



Overview

Table 1 Product Summary

Output current accuracy at R_{SET} = 12 k Ω	k _{LT}	$750\pm7\%$
Current consumption in sleep mode	$I_{\rm S(sleep,typ)}$	0.1 μΑ

Protective functions

- ESD protection
- Under voltage lock out
- Over Load protection
- Over Temperature protection
- Reverse Polarity protection

Diagnostic functions

- N-1 detection, latched function

- SC to Vs (indicated by N-1 diagnosis)

Applications

Designed for exterior LED lighting applications such as tail/brake light, turn indicator, position light, side marker,... The device is also well suited for interior LED lighting applications such as ambient lighting, interior illumination and dash board lighting.



Block Diagram

Block Diagram 2





Pin Configuration

3 Pin Configuration

3.1 Pin Assignment



Figure 2 Pin Configuration



Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Input/ Output	Function
1, 2	VS	-	Supply Voltage; battery supply, connect a decoupling capacitor (100 nF - 1 μ F) to GND
3	EN	I	Enable pin
4	NC	-	Pin not connected
5	PWMI	I/O	PWM Input
6	IN_SET	I/O	Input / SET pin; Connect a low power resistor to adjust the output current
7	N-1	I/O	N-1 pin
8	NC	-	Pin not connected
9	GND	-	¹⁾ Ground
10	ST	I/O	Status pin
11	OUT1	0	Output 1
12	OUT2	0	Output 2
13	OUT3	0	Output 3
14	NC	_	Pin not connected
Exposed Pad	GND	-	¹⁾ Exposed Pad; connect to GND in application

1) Connect all GND-pins together.



4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings ¹⁾

 $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limit	t Values	Unit	Conditions
			Min.	Max.		
Voltage	S		<u>.</u>			+
4.1.1	Supply voltage	Vs	-16	40	V	-
4.1.2	Input voltage EN	V _{EN}	-16	40	V	-
4.1.3	Input voltage EN related to $V_{\rm S}$	V _{EN(VS)}	V _S - 40	V _S + 16	V	-
4.1.4	Input voltage EN related to $V_{\rm OUTx}$ $V_{\rm EN}$ - $V_{\rm OUTx}$	V _{EN} - V _{OUTx}	-16	40	V	-
4.1.5	Output voltage	V _{OUTx}	-1	40	V	-
4.1.6	Power stage voltage $V_{PS} = V_S - V_{OUTx}$	V _{PS}	-16	40	V	-
4.1.7	Input voltage PWMI	V_{PWMI}	-0.3	6	V	-
4.1.8	IN_SET voltage	$V_{\rm IN_SET}$	-0.3	6	V	-
4.1.9	N-1 voltage	V _{N-1}	-0.3	6	V	-
4.1.10	Status voltage	V _{ST}	-0.3	6	V	-
Current	S					
4.1.11	IN_SET current	$I_{\rm IN_SET}$	-	2 8	mA	– Diagnosis output
4.1.12	N-1 current	I _{N-1}	-0.5	0.5	mA	-
4.1.13	Output current	I _{OUTx}	-	130	mA	-
Tempera	atures					
4.1.14	Junction temperature	T_{i}	-40	150	°C	-
4.1.15	Storage temperature	T _{stg}	-55	150	°C	-
ESD Su	sceptibility			1		
4.1.16	ESD resistivity to GND	V _{ESD}	-2	2	kV	Human Body Model (100 pF via $1.5 \text{ k}\Omega)^{2)}$
4.1.17	ESD resistivity all pins to GND	V_{ESD}	-500	500	V	CDM ³⁾
4.1.18	ESD resistivity corner pins to GND	V _{ESD}	-750	750	V	CDM ³⁾

1) Not subject to production test, specified by design

2) ESD susceptibility, Human Body Model "HBM" according to ANSI/ESDA/JEDEC JS-001-2011

3) ESD susceptibility, Charged Device Model "CDM" according to JESD22-C101E

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



General Product Characteristics

4.2 Functional Range

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions	
			Min.	Max.			
4.2.19	Supply voltage range for normal operation	$V_{\mathrm{S(nom)}}$	5.5	40	V	-	
4.2.20	Power on reset threshold	V _{S(POR)}	-	5	V	$V_{\text{EN}} = V_{\text{S}}$ $R_{\text{SET}} = 12 \text{ k}\Omega$ $I_{\text{OUTx}} = 80\% I_{\text{OUTx(nom)}}$ $V_{\text{OUTx}} = 2.5 \text{ V}$	
4.2.21	Junction temperature	T _i	-40	150	°C	-	

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Pos.	Parameter	Symbol	I	Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
4.3.1	Junction to Case	R _{thJC}	-	8	10	K/W	1) 2)
4.3.2	Junction to Ambient 1s0p board	R _{thJA1}				K/W	1) 3)
			-	61	-		<i>T</i> _a = 85 °C
			-	56	-		<i>T</i> _a = 135 °C
4.3.3	Junction to Ambient 2s2p board	R _{thJA2}				K/W	1) 4)
			-	45	-		<i>T</i> _a = 85 °C
			-	43	-		T _a = 135 °C

1) Not subject to production test, specified by design. Based on simulation results.

2) Specified R_{thJC} value is simulated at natural convection on a cold plate setup (all pins and the exposed Pad are fixed to ambient temperature). $T_{a} = 85^{\circ}$ C, Total power dissipation 1.5 W.

- 3) The R_{thJA} values are according to Jedec JESD51-3 at natural convection on 1s0p FR4 board. The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 70µm Cu, 300 mm² cooling area. Total power dissipation 1.5 W distributed statically and homogenously over all power stages.
- 4) The R_{thJA} values are according to Jedec JESD51-5,-7 at natural convection on 2s2p FR4 board. The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (outside 2 x 70 μm Cu, inner 2 x 35μm Cu). Where applicable, a thermal via array under the exposed pad contacted the first inner copper layer. Total power dissipation 1.5 W distributed statically and homogenously over all power stages.



EN Pin

5 EN Pin

The EN pin is a dual function pin:



Figure 3 Block Diagram EN pin

Note: The current consumption at the EN-pin I_{EN} needs to be added to the total device current consumption. The total current consumption is the sum of the currents at the VS-pin I_{S} and the EN-pin I_{EN} .

5.1 EN Function

If the voltage at the pin EN is below a threshold of $V_{EN(off)}$ the LITIXTM Basic IC will enter Sleep mode. In this state all internal functions are switched off, the current consumption is reduced to $I_{S(sleep)}$. A voltage above $V_{EN(on)}$ at this pin enables the device after the Power on reset time t_{POR} .







EN Pin

(1)

5.2 Internal Supply Pin

The EN pin can be used to supply the internal logic. There are two typical application conditions, where this feature can be used:

1) In "DC/DC control Buck" configurations, where the voltage $V_{\rm s}$ can be below 5.5V.

2) In configurations, where a PWM signal is applied at the Vbatt pin of a light module. The buffer capacitor C_{BUF} is used to supply the LITIXTM Basic IC during Vbatt low (V_{s} low) periods. This feature can be used to minimize the turn-on time to the values specified in **Pos. 10.2.15**. Otherwise, the power-on reset delay time t_{POR} (**Pos. 6.3.8**) has to be considered.

The capacitor can be calculated using the following formula:

$$C_{\rm BUF} = t_{\rm LOW(max)} \cdot \frac{I_{\rm EN(LS)}}{V_{\rm S} - V_{\rm D1} - V_{\rm S(POR)}}$$

See also a typical application drawing in Chapter 11.



Figure 5 External circuit when applying a fast PWM signal on V_{BATT}



EN Pin



Figure 6 Typical waveforms when applying a fast PWM signal on V_{BATT}

The parameter $t_{ON(VS)}$ is defined at **Pos. 10.2.15**. The parameter $t_{OFF(VS)}$ depends on the load and supply voltage V_{BATT} characteristics.

5.3 EN Unused

In case of an unused EN pin, there are two different ways to connect it:

5.3.1 EN - Pull Up to VS

The EN pin can be connected with a pull up resistor (e.g. 10 k Ω) to V_s potential. In this configuration the LITIXTM Basic IC is always enabled.

5.3.2 EN - Direct Connection to VS

The EN pin can be connected directly to the VS pin (IC always enabled). This configuration has the advantage (compared to the configuration described in **Chapter 5.3.1**) that no additional external component is required.



PWMI Pin

6 PWMI Pin

The PWMI pin is designed as a dual function pin.



Figure 7 Block Diagram PWMI pin

The pin can be used for PWM-dimming via a push-pull stage of a micro controller, which is connecting the PWMIpin to a low or high potential.

Note: The micro controller's push-pull stage has to able to sink currents according to **Pos. 6.3.18** to activate the device.

Furthermore, the device offers also an internal PWM unit by connecting an external-RC network according to **Figure 10**.

6.1 **PWM** Dimming

A PWM signal can be applied at the PWMI pin for LED brightness regulation of all 3 output stages. The dimming frequency can be adjusted in a very wide range (e.g. 400 Hz). The PWMI pin is low active. Turn on/off thresholds $V_{\text{PWMI(L)}}$ and $V_{\text{PWMI(L)}}$ are specified in parameters **Pos. 6.3.15** and **Pos. 6.3.16**.



Figure 8 Turn on and Turn off time for PWMI pin usage



PWMI Pin

6.2 Internal PWM Unit

Connecting a resistor and a capacitor in parallel on the PWMI pin enables the internal pulse width modulation unit. The following figure shows the charging and discharging defined by the RC-network according to **Figure 10** and the internal PWM unit.



Figure 9 PWMI operating voltages

The PWM Duty cycle (DC) and the PWM frequency can be adjusted using the formulas below. Please use only typical values of $V_{\text{PWMI(L)}}$, $V_{\text{PWMI(H)}}$ and $I_{\text{PWMI(on)}}$ for the calculation of $t_{\text{PWMI(on)}}$ and $t_{\text{PWMI(off)}}$ (as described in **Pos. 6.3.15** to **Pos. 6.3.18**).

$$t_{\rm PWMI(on)} = -R_{\rm PWMI} \cdot C_{\rm PWMI} \cdot LN \left(\frac{V_{\rm PWMI(H)} - I_{\rm PWMI(on)} \cdot R_{\rm PWMI}}{V_{\rm PWMI(L)} - I_{\rm PWMI(on)} \cdot R_{\rm PWMI}} \right)$$
(2)

$$t_{\rm PWMI(off)} = R_{\rm PWMI} \cdot C_{\rm PWMI} \cdot LN\left(\frac{V_{\rm PWMI(H)}}{V_{\rm PWMI(L)}}\right)$$
(3)

$$f_{\rm PWMI} = \frac{1}{t_{\rm PWMI(on)} + t_{\rm PWMI(off)}}$$
(4)

$$DC = t_{PWMI(on)} \cdot f_{PWMI}$$

Out of this equations the required C_{PWMI} and R_{PWMI} can be calculated:

$$C_{PWMI} = \frac{-I_{PWMI(on)} \cdot t_{PWMI(off)} \cdot \left[\left(\frac{V_{PWMI(L)}}{V_{PWMI(H)}} \right)^{\frac{t_{PWMI(on)}}{t_{PWMI(off)}} - 1} \right]$$

$$C_{PWMI} = \frac{1}{LN\left(\frac{V_{PWMI(L)}}{V_{PWMI(L)}} \right) \cdot \left[V_{PWMI(L)} \cdot \left(\frac{V_{PWMI(L)}}{V_{PWMI(H)}} \right)^{\frac{t_{PWMI(on)}}{t_{PWMI(off)}} - V_{PWMI(H)}} \right]$$

$$R_{PWMI} = \frac{t_{PWMI(off)}}{C_{PWMI} \cdot LN\left(\frac{V_{PWMI(H)}}{V_{PWMI(L)}} \right)}$$

$$(6)$$

(5)



See Figure 10 for a typical external circuitry.

Note: In case of junction temperatures above $T_{j(CRT)}$ (**Pos. 10.2.16**) the device provides a temperature dependent current reduction feature as descirbed in **Chapter 10.1.1**. In case of output current reduction I_{IN_SET} is reduced as well, which leads to increased turn on-times $t_{PWMI(on)}$, because the C_{PWMI} is charged slower. The turn off-time $t_{PWMI(off)}$ remains the same.



Figure 10 Typical circuit using internal PWM unit

6.3 Electrical Characteristics Internal Supply / EN / PWMI Pin

Electrical Characteristics Internal Supply / EN / PWMI pin

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 40 V, $T_{\rm j}$ = -40 °C to +150 °C, $R_{\rm SET}$ = 12 k Ω all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Values			Conditions
			Min.	Тур.	Max.		
6.3.1	Current consumption, sleep mode	$I_{\rm S(sleep)}$	-	0.1	2	μΑ	¹⁾ $V_{\rm EN}$ = 0.5 V $T_{\rm j}$ < 85 °C $V_{\rm S}$ = 18 V $V_{\rm OUTx}$ = 3.6 V
6.3.2	Current consumption, active mode	I _{S(on)}			1.4 0.75 1.5	mA	²⁾ V_{PWMI} = 0.5 V I_{IN_SET} = 0 μA T_j < 105 °C V_S = 18 V V_{OUTx} = 3.6V V_{EN} = 5.5 V V_{EN} = 18 V ¹⁾ R_{EN} = 10 kΩ between VS and EN-pin



PWMI Pin

Electrical Characteristics Internal Supply / EN / PWMI pin (cont'd)

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 40 V, $T_{\rm j}$ = -40 °C to +150 °C, $R_{\rm SET}$ = 12 k Ω all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.]	
6.3.3	Current consumption,	$I_{\rm S(dis,ST)}$				mA	²⁾ V _S = 18 V
	device disabled via ST	0(013,01)					T _i < 105 °C
							V_{ST} = 5 V
			_	_	1.4		$V_{\rm EN} = 5.5 \rm V$
			_	_	0.65		$V_{\rm EN} = 18 \text{ V}$
			_		1.4		$^{1)}R_{\rm EN}$ = 10 k Ω between
			-	-	1.4		VS and EN-pin
5.3.4	Current consumption,	$I_{\rm S(dis,IN_SET)}$				mA	$^{2)}V_{\rm S} = 18 \rm V$
5.0.1	device disabled via IN_SET	*S(dis,IN_SET)					$T_{\rm i}$ < 105 °C
							$V_{\text{IN}_\text{SET}} = 5 \text{ V}$
					1.4		$V_{\text{EN}} = 5.5 \text{ V}$
			-	-	0.7		
			-	-			$V_{\rm EN} = 18 \text{ V}$
			-	-	1.4		¹⁾ $R_{\rm EN}$ = 10 k Ω between
							VS and EN-pin
6.3.5	Current consumption,	$I_{\rm S(dis,PWMI)}$				mA	²⁾ $V_{\rm S}$ = 18 V
	device disabled via PWMI						<i>T</i> _j < 105 °C
							$\dot{V}_{\rm PWMI}$ = 3.4 V
			-	-	1.6		V _{EN} = 5.5 V
			-	-	0.75		V _{EN} = 18 V
			-	-	1.6		¹⁾ $R_{\rm EN}$ = 10 k Ω between
							VS and EN-pin
6.3.6	Current consumption,	I _{S(fault,STu)}				mA	²⁾ V _S = 18 V
	active mode in single fault	-(<i>T</i> _i < 105 °C
	detection condition with ST-						R'_{SET} = 12 k Ω
	pin unconnected						$V_{\rm PWMI} = 0.5 V$
							$V_{OUTx} = 18 V$
			_	_	1.7		$V_{\rm EN} = 5.5 \mathrm{V}$
			_	_	1.1		$V_{\rm EN} = 18 \text{ V}$
			_		1.8		$^{1)}R_{\text{EN}}$ = 10 k Ω between
					1.0		VS and EN-pin
627	Current consumption	I				m^	$^{2)}V_{\rm S} = 18 \rm V$
5.3.7	Current consumption,	$I_{\rm S(fault,STG)}$				mA	
	active mode in single fault						<i>T</i> _j < 105 °C
	detection condition with ST-						R_{SET} = 12 k Ω
	pin connected to GND						$V_{\rm PWMI}$ = 0.5 V
							V _{OUTx} = 18 V
							$V_{\rm ST}$ = 0 V
			-	-	6.0		V _{EN} = 5.5 V
			-	-	4.9		V _{EN} = 18 V
			_	_	5.9		¹⁾ $R_{\rm EN}$ = 10 k Ω between
							VS and EN-pin
6.3.8	Power-on reset delay time ³⁾	t _{POR}	_	_	25	μs	¹⁾ $V_{\rm S} = V_{\rm FN} = 0 \rightarrow 13.5 \rm V$
					-		$V_{\text{OUTx(nom)}}$ = 3.6 ± 0.3V
							$I_{OUTx} = 80\% I_{OUTx(nom)}$
							FOUTX CUTX(nom)



PWMI Pin

Electrical Characteristics Internal Supply / EN / PWMI pin (cont'd)

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 40 V, $T_{\rm j}$ = -40 °C to +150 °C, $R_{\rm SET}$ = 12 k Ω all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
6.3.9	Required supply voltage for output activation	V _{S(on)}	-	-	4	V	$V_{\rm EN} = 5.5 V$ $V_{\rm OUTx} = 3 V$ $I_{\rm OUTx} = 50\% I_{\rm OUTx(nom)}$
6.3.10	Required supply voltage for current control	V _{S(CC)}	-	-	5.2	V	$V_{\rm EN} = 5.5 \text{ V}$ $V_{\rm OUTx} = 3.6 \text{ V}$ $I_{\rm OUTx} \ge 90\% I_{\rm OUTx(nom)}$
6.3.11	EN turn on threshold	$V_{\rm EN(on)}$	_	_	2.5	V	-
6.3.12	EN turn off threshold	V _{EN(off)}	0.8	-	_	V	_
6.3.13	EN input current during low supply voltage	I _{EN(LS)}	-	-	1.8	mA	¹⁾ $V_{\rm S}$ = 4.5 V $T_{\rm j}$ < 105 °C $V_{\rm EN}$ = 5.5 V
6.3.14	EN high input current	I _{EN(H)}			0.1 0.1 1.65 0.45	mA	$T_{\rm j}$ < 105 °C $V_{\rm S}$ = 13.5 V, $V_{\rm EN}$ = 5.5 V $V_{\rm S}$ = 18 V, $V_{\rm EN}$ = 5.5 V $V_{\rm S}$ = $V_{\rm EN}$ = 18 V ¹⁾ $V_{\rm S}$ = 18 V, $R_{\rm EN}$ = 10 kΩ between VS and EN-pin
6.3.15	PWMI (active low) Switching low threshold (outputs on)	$V_{PWMI(L)}$	1.5	1.85	2.3	V	$^{(1)4)}V_{\rm S} = 818$ V
6.3.16	PWMI(active low) Switching high threshold (outputs off)	V _{PWMI(H)}	2.45	2.85	3.2	V	¹⁾⁴⁾⁵⁾ V _S = 818 V
6.3.17	PWMI Switching threshold difference $V_{\text{PWMI(H)}}$ - $V_{\text{PWMI(L)}}$	ΔV_{PWMI}	0.75	1	1.10	V	¹⁾⁴⁾⁵⁾ V _S = 818 V
6.3.18	PWMI (active low)Low input current withactive channels (voltage $< V_{PWMI(L)}$)	I _{PWMI(on)}	<i>I</i> _{IN_SET} *3.1	I _{IN_SET} *4	<i>I</i> _{IN_SET} *4.9	μA	¹⁾ $T_{\rm j}$ = 25115 °C $I_{\rm IN_SET}$ = 100 µA $V_{\rm PWMI}$ = 1.7 V $V_{\rm EN}$ = 5.5 V $V_{\rm S}$ = 818 V
6.3.19	PWMI(active low) High input current	I _{PWMI(off)}	-5	-	5	μA	$V_{\rm PWMI}$ = 5 V $V_{\rm EN}$ = 5.5 V $V_{\rm S}$ = 818 V

1) Not subject to production test, specified by design

2) The total device current consumption is the sum of the currents $I_{\rm S}$ and $I_{\rm EN(H)}$, please refer to Pos. 6.3.14

3) See also Figure 4

4) Parameter valid if an external PWM signal is applied

5) If TTL level compatibility is required, use μ C open drain output with pull up resistor



7 IN_SET Pin

The IN_SET pin is a multiple function pin for output current definition, input and diagnostics:



Figure 11 Block Diagram IN_SET pin

7.1 Output Current Adjustment via RSET

The output current for all three channels can only be adjusted simultaneously. The current adjustment can be done by placing a low power resistor (R_{SET}) at the IN_SET pin to ground. The dimensioning of the resistor can be done using the formula below:

$$R_{\rm SET} = \frac{k}{I_{\rm OUT}} \tag{8}$$

The gain factor k (R_{SET} * output current) is specified in **Pos. 10.2.4** and **Pos. 10.2.5**. The current through the R_{SET} is defined by the resistor itself and the reference voltage $V_{\text{IN}_\text{SET}(\text{ref})}$, which is applied to the IN_SET during supplied device.

7.2 Smart Input Pin

The IN_SET pin can be connected via R_{SET} to the open-drain output of a µC or to an external NMOS transistor as described in Figure 12. This signal can be used to turn off the output stages of the IC. A minimum IN_SET current of $I_{IN_SET(act)}$ is required to turn on the output stages. This feature is implemented to prevent glimming of LEDs caused by leakage currents on the IN_SET pin, see Figure 15 for details. In addition, the IN_SET pin offers the diagnostic feedback information, if the status pin is connected to GND. Another diagnostic possibility is shown in Figure 13, where the diagnosis information is provided via the ST pin (refer to Chapter 8 and Chapter 9) to a micro controller. In case of a fault event with the ST pin connected to GND the IN_SET voltage is increased to $V_{IN_SET(N-1)}$ Pos. 9.3.2. Therefore, the device has two voltage domains at the IN_SET-pin, which is shown in Figure 16.



IN_SET Pin



Figure 12 Schematics IN_SET interface to µC, diagnosis via IN_SET pin



Figure 13 Schematics IN_SET interface to µC, diagnosis via ST pin

The resulting switching times are shown in Figure 14:



Figure 14 Switching times via IN_SET



IN_SET Pin







Figure 16 Voltage domains for IN_SET pin, if ST pin is connected to GND



ST Pin

8 ST Pin

The ST pin is a multiple function pin.



Figure 17 Block Diagram ST pin

8.1 Diagnosis Selector

If the status pin is unconnected or connected to GND via a high ohmic resistor (V_{ST} to be below $V_{ST(L)}$), the ST pin acts as diagnosis output pin. In normal operation (device is activated) the ST pin is pulled to GND via the internal pull down current $I_{ST(PD)}$. In case of an open load condition the ST pin is switched to $V_{ST(N-1)}$ after the N-1 detection filter time.

If the device is operated in PWM operation via the VS and/or EN pins the ST pin should be connected to GND via a high ohmic resistor (e.g. $470k\Omega$) to ensure proper device behavior during fast rising VS and/or EN slopes.

If the ST pin is shorted to GND the diagnostic feedback is performed via the IN_SET-pin, which is shown in **Chapter 7.2** and **Chapter 9**.

8.2 Diagnosis Output

If the status pin is unconnected or connected to GND via a high ohmic resistor (V_{ST} to be below $V_{ST(L)}$), it acts as a diagnostic output. In case of a fault condition the ST pin rises its voltage to $V_{ST(N-1)}$ (Pos. 9.3.7). Details are shown in Chapter 9.

8.3 Disable Input

If an external voltage higher than $V_{\text{ST(H)}}$ (**Pos. 9.3.5**) is applied to the ST pin, the device is switched off. This function is used for applications, where multiple drivers should be used for one light function. It is possible to combine the drivers' fault diagnosis via the ST pins. If a single LED chain fails, the entire light function is switched off. In this scenario e.g. the diagnostic circuit on the body control module can easily distinguish between the two cases (normal load or load fault), because nearly no current is flowing into the LED module during the fault scenario - the drivers consume a current of $I_{\text{S(fault,STu)}}$ (**Pos. 6.3.6**) or $I_{\text{S(dis,ST)}}$ (**Pos. 6.3.3**).

As soon as one LED chain fails, the ST-pin of this device is switched to $V_{ST(N-1)}$. The other devices used for the same light function can be connected together via the ST pins. This leads to a switch off of all devices connected together. Application examples are shown in **Chapter 11**.



ST Pin



Figure 18 Switching times via ST Pin



Load Diagnosis

9 Load Diagnosis

9.1 N-1 Detection

The N-1 diagnosis is specially designed to detect error conditions in LED arrays with multiple LED chains used for one light function. If one LED within one chain fails in open condition the respective LED chain is off. Different automotive applications require a complete deactivation of a light function, if the desired brightness of the function (LED array) can not be achieved due to an internal error condition. Such a deactivation feature is integrated in the LITIXTM Basic IC.

The functionality of the N-1 pin is shown in the following block diagram:



Figure 19 Block Diagram N-1 pin

In applications, where more than one LITIXTM Basic IC is used, the devices can be connected via the ST pins as shown in **Figure 23**. This circuit can be used to disable all output stages (of all LITIXTM Basic ICs) during an open load event on one channel. The outputs are deactivated after a N-1 filter time t_{N-1} , which is defined by the charging current I_{N-1} (**Pos. 9.3.10**). The time is adjustable with a capacitor connected to the N-1 pin according the following equation:

$$t_{\rm typ} = \frac{C_{\rm N-1} \cdot V_{\rm N-1(th)}}{I_{\rm N-1}}$$
(9)



Load Diagnosis



Figure 20 IN_SET behavior during open load condition with ST pin connected to GND



Load Diagnosis



Figure 21 IN_SET and ST behavior during open load condition (ST unconnected)

The N-1 status is latched. The output stages can be re-enabled by a Low to High transition at the EN pin or by a Power on reset. To provide a Limp Home functionality (lower number of LEDs instead of complete deactivation) in the case of a partially damaged LED array, the N-1 filter time t_{N-1} can be used. If a PWM signal with an ON-time of less than t_{N-1} is applied to the VS and EN pins, the N-1 detection feature will not be activated.

If there is more than one device used for N-1 detection the maximum number of devices, which can be connected as shown in **Figure 23**, is limited to n_{N-1} . The maximum number of devices in N-1 configuration is calculated



Load Diagnosis

according to Equation (10), and the precondition of Equation (11) has to be fulfilled. The pull-down resistor R_{PWMI} is calculated according to Equation (12) and Equation (13).

$$n_{\rm N-1} \le \frac{\left(I_{\rm IN_SET(OL,min)} - \frac{V_{\rm PWMI(H, max)} + V_{\rm F}}{R_{\rm SET(min)}}\right) \cdot V_{\rm PWMI(H, min)} \cdot R_{\rm SET(min)}}{V_{\rm PWMI(H, max)} \cdot 4 \cdot V_{\rm IN_SET(max)}}$$
(10)

$$\frac{V_{\text{PWMI(H, min)}} \cdot V_{\text{IN}_\text{SET(min)}} \cdot R_{\text{SET(min)}}}{2} > 1$$
(11)

$$(V_{\text{IN}_\text{SET}(\text{max})})^2 \cdot R_{\text{SET}(\text{max})}$$

 $R_{\rm PWMI(min)}$

$$= \frac{V_{\text{PWMI(H, max)}}}{I_{\text{IN}_\text{SET(OL,min)}} - \frac{V_{\text{PWMI(H, max)}} + V_{\text{F}}}{R_{\text{SET(max)}}}}$$
(12)

$$R_{\text{PWMI(max)}} = \frac{V_{\text{PWMI(H, min)}}}{n_{N-1} \cdot 4 \cdot \frac{V_{\text{IN SET(max)}}}{R_{\text{SET(min)}}}}$$
(13)

 $V_{\rm F}$ represents the voltage drop across the diode between the IN_SET- and the PWMI-pin.

- Note: If one channel of the device should not be used, the according output needs to be connected to GND, which leads to a disabling of this output.
- Note: In case of a double fault, where the loads of two channels are faulty at the same time, the device operates as in normal operation. This feature is implemented to avoid any unwanted switch off during significant supply voltage drops. Please refer to **Chapter 9.2**.

9.2 Double Fault Conditions

The TLD1315EL has an integrated double fault detection feature. This feature is implemented to detect significant supply voltage drops. During such supply voltage drops close to the forward voltage of the LEDs the drivers outputs remain active. In case of load faults on two or more outputs within the time period t_{N-1} the device disables the diagnosis to avoid any uncorrect open load diagnosis during low supply voltages close to the forward voltages of the connected LED chains. If the faults between two or three channels happen with a delay of longer than t_{OL} the double fault detection feature is not active, i.e. the device is not turned on.

9.3 Electrical Characteristics IN_SET Pin and Load Diagnosis

Electrical Characteristics IN_SET pin and Load Diagnosis

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 40 V, $T_{\rm j}$ = -40 °C to +150 °C, $R_{\rm SET}$ = 12 k Ω , all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Symbol Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
9.3.1	IN_SET reference voltage	$V_{\rm IN_SET(ref)}$	1.19	1.23	1.27	V	¹⁾ V _{OUTx} = 3.6 V T _j = 25115 °C	
9.3.2	IN_SET N_1 voltage	V _{IN_SET(N-1)}	4	-	5.5	V	¹⁾ $V_{\rm S}$ > 8 V $T_{\rm j}$ = 25150 °C $V_{\rm S}$ = $V_{\rm OUTx}$ (OL) _x	



Load Diagnosis

Electrical Characteristics IN_SET pin and Load Diagnosis (cont'd)

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 40 V, $T_{\rm j}$ = -40 °C to +150 °C, $R_{\rm SET}$ = 12 k Ω , all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
9.3.3	IN_SET N_1 current	I _{IN_SET(N-1)}	1.5	-	7.4	mA	¹⁾ $V_{\rm S}$ > 8 V $T_{\rm j}$ = 25150 °C $V_{\rm IN_SET}$ = 4 V $V_{\rm S}$ = $V_{\rm OUTx}$ (OL)
9.3.4	ST device turn on threshold (active low) in case of voltage applied from external (ST-pin acting as input)	V _{ST(L)}	0.8	-	-	V	-
9.3.5	ST device turn off threshold (active low) in case of voltage applied from external (ST-pin acting as input)	V _{ST(H)}	_	-	2.5	V	-
9.3.6	ST pull down current	I _{ST(PD)}	-	-	15	μA	$V_{\rm EN}$ = 5.5 V $V_{\rm ST}$ = 0.8 V
9.3.7	ST N_1 voltage (ST-pin acting as diagnosis output)	V _{ST(N-1)}	4	-	5.5	V	¹⁾ $V_{\rm S}$ > 8 V $T_{\rm j}$ = 25150 °C $R_{\rm ST}$ = 470 kΩ $V_{\rm S}$ = $V_{\rm OUTx}$ (OL)
9.3.8	ST N_1 current (ST-pin acting as diagnosis output)	I _{ST(N-1)}	100	-	220	μA	¹⁾ $V_{\rm S}$ > 8 V $T_{\rm j}$ = 25150 °C $V_{\rm ST}$ = 2.5 V $V_{\rm S}$ = $V_{\rm OUTx}$ (OL)
9.3.9	N-1 high threshold	$V_{\text{N-1(th)}}$	2.45	2.85	3.2	V	V _S > 8 V
9.3.10	N-1 output current	I _{N-1}	12	20	28	μA	$V_{\rm S}$ > 8 V $V_{\rm N-1}$ = 2 V
9.3.11	N-1 detection voltage $V_{PS(N-1)} = V_S - V_{OUTx}$	V _{PS(N-1)}	0.2	-	0.4	V	V _S > 8 V
9.3.12	IN_SET activation current without turn on of output stages	$I_{\rm IN_SET(act)}$	2	-	15	μA	See Figure 15
	· · · · · · · · · · · · · · · · · · ·	L					1

1) Not subject to production test, specified by design



Power Stage

10 Power Stage

The output stages are realized as high side current sources with a current of 120 mA. During off state the leakage current at the output stage is minimized in order to prevent a slightly glowing LED.

The maximum current of each channel is limited by the power dissipation and used PCB cooling areas (which results in the applications R_{thJA}).

For an operating current control loop the supply and output voltages according to the following parameters have to be considered:

- Required supply voltage for current control V_{S(CC)}, Pos. 6.3.10
- Voltage drop over output stage during current control V_{PS(CC)}, Pos. 10.2.6
- Required output voltage for current control V_{OUTx(CC)}, Pos. 10.2.7

10.1 Protection

The device provides embedded protective functions, which are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered as "outside" normal operating range. Protective functions are neither designed for continuous nor for repetitive operation.

10.1.1 Over Load Behavior

An over load detection circuit is integrated in the LITIX[™] Basic IC. It is realized by a temperature monitoring of the output stages (OUTx).

As soon as the junction temperature exceeds the current reduction temperature threshold $T_{j(CRT)}$ the output current will be reduced by the device by reducing the IN_SET reference voltage $V_{IN_SET(ref)}$. This feature avoids LED's flickering during static output overload conditions. Furthermore, it protects LEDs against over temperature, which are mounted thermally close to the device. If the device temperature still increases, the three output currents decrease close to 0 A. As soon as the device cools down the output currents rise again.



Figure 22 Output current reduction at high temperature

Note: This high temperature output current reduction is realized by reducing the IN_SET reference voltage voltage (**Pos. 9.3.1**). In case of very high power loss applied to the device and very high junction temperature the output current may drop down to $I_{OUTx} = 0$ mA, after a slight cooling down the current increases again.

10.1.2 Reverse Battery Protection

The TLD1315EL has an integrated reverse battery protection feature. This feature protects the driver IC itself, but also connected LEDs. The output reverse current is limited to $I_{OUTx(rev)}$ by the reverse battery protection.



Note: Due to the reverse battery protection a reverse protection diode for the light module may be obsolete. In case of high ISO-pulse requirements and only minor protecting components like capacitors a reverse protection diode may be reasonable. The external protection circuit needs to be verified in the application.

10.2 Electrical Characteristics Power Stage

Electrical Characteristics Power Stage

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 18 V, $T_{\rm j}$ = -40 °C to +150 °C, $V_{\rm OUTx}$ = 3.6 V, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
10.2.1	Output leakage current	I _{OUTx(leak)}	-		7 3	μA	$V_{EN} = 5.5 V$ $I_{IN_SET} = 0 \mu A$ $V_{OUTx} = 2.5 V$ $T_j = 150 ^{\circ}C$ ¹⁾ $T_j = 85 ^{\circ}C$
10.2.2	Output leakage current in boost over battery setup	- I _{OUTx(leak,B2B)}	-	-	50	μΑ	¹⁾ $V_{\rm EN} = 5.5 \text{ V}$ $I_{\rm IN_SET} = 0 \mu\text{A}$ $V_{\rm OUTx} = V_{\rm S} = 40 \text{V}$
10.2.3	Reverse output current	-I _{OUTx(rev)}	-	-	1	μA	¹⁾ $V_{\rm S}$ = -16 V Output load: LED with break down voltage < - 0.6 V
10.2.4	Output current accuracy limited temperature range	k _{LT}	697 645	750 750	803 855		¹⁾ $T_{\rm j}$ = 25115 °C $V_{\rm S}$ = 818 V $V_{\rm PS}$ = 2 V $R_{\rm SET}$ = 612 kΩ $R_{\rm SET}$ = 30 kΩ
10.2.5	Output current accuracy over temperature	k _{ALL}	697 645	750 750	803 855		¹⁾ $T_{\rm j}$ = -40115 °C $V_{\rm S}$ = 818 V $V_{\rm PS}$ = 2 V $R_{\rm SET}$ = 612 kΩ $R_{\rm SET}$ = 30 kΩ
10.2.6	Voltage drop over power stage during current control $V_{PS(CC)} = V_S - V_{OUTx}$	V _{PS(CC)}	0.75	-	-	V	¹⁾ $V_{\rm S}$ = 13.5 V $R_{\rm SET}$ = 12 kΩ $I_{\rm OUTx}$ ≥ 90% of ($k_{\rm LT(typ)}/R_{\rm SET}$)
10.2.7	Required output voltage for current control	V _{OUTx(CC)}	2.3	-	-	V	¹⁾ $V_{\rm S}$ = 13.5 V $R_{\rm SET}$ = 12 kΩ $I_{\rm OUTx} \ge 90\%$ of $(k_{\rm LT(typ)}/R_{\rm SET})$
10.2.8	Maximum output current	I _{OUT(max)}	120	-	-	mA	R_{SET} = 4.7 kΩ The maximum output current is limited by the thermal conditions. Please refer to Pos. 4.3.1 - Pos. 4.3.3



Power Stage

Electrical Characteristics Power Stage (cont'd)

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 18 V, $T_{\rm j}$ = -40 °C to +150 °C, $V_{\rm OUTx}$ = 3.6 V, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
10.2.9	PWMI turn on time	t _{on(pwmi)}	-	-	15	μs	²⁾ $V_{\rm S}$ = 13.5 V $R_{\rm SET}$ = 12 k Ω PWMI \rightarrow L $I_{\rm OUTx}$ = 80% of $(k_{\rm LT(typ)}/R_{\rm SET})$
10.2.10	PWMI turn off time	t _{OFF(PWMI)}	_	-	10	μs	²⁾ $V_{\rm S}$ = 13.5 V $R_{\rm SET}$ = 12 k Ω PWMI \rightarrow H $I_{\rm OUTx}$ = 20% of $(k_{\rm LT(typ)}/R_{\rm SET})$
10.2.11	ST turn on time	t _{ON(ST)}	-	-	15	μs	³⁾ $V_{\rm S}$ = 13.5 V $R_{\rm SET}$ = 12 k Ω ST \rightarrow L $I_{\rm OUTx}$ = 80% of $(k_{\rm LT(typ)}/R_{\rm SET})$
10.2.12	ST turn off time	t _{OFF(ST)}	-	-	10	μs	³⁾ $V_{\rm S}$ = 13.5 V $R_{\rm SET}$ = 12 k Ω ST \rightarrow H $I_{\rm OUTx}$ = 20% of $(k_{\rm LT(typ)}/R_{\rm SET})$
10.2.13	IN_SET turn on time	t _{ON(IN_SET)}	-	-	15	ha	$V_{\rm S} = 13.5 \text{ V}$ $I_{\rm IN_SET} = 0 \rightarrow 100 \mu\text{A}$ $I_{\rm OUTx} = 80\% \text{ of}$ $(k_{\rm LT(typ)}/R_{\rm SET})$
10.2.14	IN_SET turn off time	t _{OFF(IN_SET)}	-	-	10	μs	$V_{\rm S}$ = 13.5 V $I_{\rm IN_SET}$ = 100 \rightarrow 0 µA $I_{\rm OUTx}$ = 20% of $(k_{\rm LT(typ)}/R_{\rm SET})$
10.2.15	VS turn on time	t _{on(vs)}	_	-	20	μs	^{1) 4)} $V_{\rm EN} = 5.5 \text{ V}$ $R_{\rm SET} = 12 \text{ k}\Omega$ $V_{\rm S} = 0 \rightarrow 13.5 \text{ V}$ $I_{\rm OUTx} = 80\% \text{ of}$ $(k_{\rm LT(typ)}/R_{\rm SET})$
10.2.16	Current reduction temperature threshold	$T_{\rm j(CRT)}$	-	140	-	°C	$^{1)}I_{OUTx}$ = 95% of ($k_{LT(typ)}/R_{SET}$)
10.2.17	Output current during current reduction at high temperature	I _{OUT(CRT)}	85% of (k _{LT(typ)} / R _{SET})	_	-	A	¹⁾ R_{SET} = 12 kΩ T_{j} = 150 °C

1) Not subject to production test, specified by design

2) see also Figure 8

3) see also Figure 18

4) see also Figure 6



Application Information

11 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.



Figure 23 System Diagram PWMI + N-1 detection

Note: This is a very simplified example of an application circuit. In case of high ISO-pulse requirements a reverse protection diode may be used for LED protection. The function must be verified in the real application.

11.1 Further Application Information

• For further information you may contact http://www.infineon.com/



Package Outlines

12 Package Outlines



Figure 24 PG-SSOP14

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: http://www.infineon.com/packages.



Revision History

13 Revision History

Revision	Date	Changes
1.0	2013-08-08	Inital revision of data sheet
1.1	2015-03-19	Updated parameters K_{LT} and K_{ALL} in the chapter Power Stage.

Edition 2015-03-24

Published by Infineon Technologies AG 81726 Munich, Germany © 2015 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.