

UG149: Si5344H Evaluation Board User's Guide

The Si5344H-EVB is used for evaluating the Si5344H Any-Frequency, Any-Output, Jitter Attenuating Clock Multiplier. The Si5344H combines 4th generation DSPLL and Multisynth[™] technologies to enable any-frequency clock generation for applications that require the highest level of jitter performance. The Si5344H-EVB has two independent input clocks and four independent output clocks. The Si5344H-EVB can be controlled and configured using the ClockBuilder[®] Pro (CBPro) software tool.



Si5344H Evaluation Board

EVB FEATURES:

- Powered from USB port or external power supply.
- Onboard 48 MHz XTAL or Reference SMA Inputs allow holdover mode of operation on the Si5344H.
- CBPro GUI-programmable VDD supply allows the device to operate from 3.3, 2.5, or 1.8 V.
- CBPro GUI-programmable VDDO supplies allow each of the ten outputs to have its own supply voltage, selectable from 3.3, 2.5, or 1.8 V.
- CBPro GUI-controlled voltage, current, and power measurements of VDD and all VDDO supplies.
- Status LEDs for power supplies and control/status signals of Si5344H.
- SMA connectors for input clocks, output clocks, and optional external timing reference clock.

1. Overview

1.1 Functional Block Diagram

A functional block diagram of the Si5344H-EVB is shown below. This EVB can be connected to a PC via the main USB connector for programming, control, and monitoring. See Section 1.2 Si5344H EVB Support Documentation or Section 1.3 Quick Start for more information.



Figure 1.1. Si5344H-EVB Functional Block Diagram

1.2 Si5344H EVB Support Documentation

The Si5344H EVB Schematic and Bill of Materials (BOM) can be found online at: http://www.silabs.com/products/clocksoscillators/ pages/si538x-4x-evb.aspx. Contact Silicon labs for related user's guides, data sheets, and software.

Note: The Si5344H EVB schematic is in OrCad Capture hierarchical format and not in a typical "flat" schematic format.

1.3 Quick Start

- 1. Install ClockBuilder Pro desktop software: http://www.silabs.com/CBPro.
 - Installation instructions and the user's guide for ClockBuilder Pro can also be found at the download link shown above.
- 2. Connect a USB cable from the Si5344H-EVB to the PC where the software is installed.
- 3. Confirm jumpers are installed as shown in Table 1.1 Si5344H EVB Jumper Defaults on page 3.
- 4. Launch the ClockBuilder Pro software.
- 5. You can use ClockBuilder Pro to create, download, and run a frequency plan on the Si5344H-EVB.
- 6. Contact Silicon Labs for the Si5344H data sheet.

1.4 Jumper Defaults

Location	Туре	I = Installed	Location	Туре	I = Installed
		0 = Open			0 = Open
JP1	2 pin	I	JP14	2 pin	0
JP2	2 pin	I	JP15	2 pin	0
JP3	2 pin	I	JP16	3 pin	all open
JP4	2 pin	I	JP17	3 pin	all open
JP5	3 pin	1 to 2	JP18	2 pin	0
JP6	2 pin	0	JP19	2 pin	0
JP7	2 pin	0	JP20	3 pin	all open
JP8	2 pin	0	JP21	3 pin	all open
JP9	2 pin	0	JP22	2 pin	0
JP10	2 pin	0	JP23	2 pin	0
JP11	2 pin	0	JP24	3 pin	all open
JP12	2 pin	0			
JP13	2 pin	0	JP17	5x2 Hdr	All 5 installed

Table 1.1. Si5344H EVB Jumper Defaults

Note:

1. Refer to the Si5344H EVB Schematics for the functionality associated with each jumper.

1.5 Status LEDs

Location	Silkscreen	Color	Status Function Indication
D5	INTRB	Blue	DUT Interrupt
D7	LOLB	Blue	DUT Loss of Lock
D8	LOSXAXBB	Blue	DUT Loss of Reference
D11	+5V MAIN	Green	Main USB +5 V present
D12	READY	Green	MCU Ready
D13	BUSY	Green	MCU Busy

Table 1.2. Si5344H EVB Status LEDs

D11 is illuminated when USB +5 V supply voltage is present. D12 and D13 are status LEDs showing on-board MCU activity.



Figure 1.2. Status LEDs

1.6 External Reference Input (XA/XB)

An external reference (XTAL) is used in combination with the internal oscillator to produce an ultra-low jitter reference clock for the DSPLL and for providing a stable reference for the free-run and holdover modes. The Si5344H-EVB can also accommodate an external reference clock instead of a crystal. To evaluate the device with a REFCLK, C93 and C94 must be populated and the XTAL removed (see the figure below). The REFCLK can then be applied to J25 and J26.



Figure 1.3. External Reference Input Circuit

1.7 Clock Input Circuits (INx/INxB and FB-IN/FB-INB)

The Si5344H-EVB has four SMA connectors (IN0/IN0B and IN1/IN1B) for receiving external clock signals. All input clocks are terminated, as shown in the figure below.

Input clocks are AC coupled and 50 W terminated. This represents four differential input clock pairs. Single-ended clocks can be used by appropriately driving one side of the differential pair with a single-ended clock. See the Si5344H data sheet for details on how to configure inputs as single-ended.



Figure 1.4. Input Clock Termination Circuit

1.8 Clock Output Circuits (OUTx/OUTxB)

Each of the eight outputs (four differential pairs) is AC coupled to its respective SMA connector. The output clock termination circuit is shown in the figure below. The output signal has no DC bias. If DC coupling is required, the AC coupling capacitors can be replaced with a resistor of appropriate value. The Si5344H-EVB provides pads for optional output termination resistors and/or low frequency capacitors.

Note: Components with schematic "NI" designation are not normally populated on the Si5344H-EVB and provide locations on the PCB for optional DC/AC terminations by the end user.



Figure 1.5. Output Clock Termination Circuit

2. Using Si5344H EVB

2.1 Connecting the EVB to Your Host PC

Once ClockBuilder Pro software is installed, connect the software to the EVB with a USB cable, as shown in the figure below.



Figure 2.1. EVB Connection Diagram

2.2 Main Features of ClockBuilder Pro Applications

The ClockBuilder Pro installer installs two main applications: the ClockBuilder Pro Wizard and the EVB GUI.



Figure 2.2. Application #1: ClockBuilder Pro Wizard

Use the CBPro Wizard to do the following:

- · Create a new design.
- · Review or edit an existing design.
- · Export: create in-system programming.

ile	Help							
Info	DUT SPI	I2C	DUT Register Editor	Regulators	All Voltages	GPIO	Status Register	s
				Voltage	Curre	nt	Power	
	VD	D 1.	80V 🔽 On	V		A	W	Read
	VDD	A	On	V		A	w	Read
	VDDO	0 1.	80V 🔽 🚺 O	₩ V		A	w	Read
	VDDO	1.	80V 🔽 🚺 O	₩ V		А	w	Read
	VDDO	2 1.	80V 🔽 🚺 O	₩ V		A	w	Read
	VDDO	3 1.	80V 🔽 🚺 O	₩ V		A	w	Read
	l Output	- Se	elect Voltage	Total		A	w	Read All
	Supplies -		ower On Power C	off (Compare Desig	gn Estin	nates to Measur	ements

Figure 2.3. Application #2: EVB GUI

Use the EVB GUI to do the following:

- Download configuration to EVB's DUT (Si5344H).
- Control the EVB's regulators.
- · Monitor voltage, current, power on the EVB.

2.3 Common ClockBuilder Pro Workflow Scenarios

There are three common workflow scenarios when using CBPro and the Si5344H EVB. These workflow scenarios are as follows:

Workflow Scenario #1:Testing a Silicon Labs-created Default ConfigurationWorkflow Scenario #2:Modifying the Default Silicon Labs-created Device ConfigurationWorkflow Scenario #3:Testing a User-created Device Configuration

Each scenario is described in more detail in the following sections.

2.3.1 Workflow Scenario #1: Testing a Silicon Labs Created Default Configuration

The flow for using the EVB GUI to initialize and control a device on the EVB is as follows.

1. Once the PC and EVB are connected, launch ClockBuilder Pro by clicking on this icon on your PC's desktop.



Figure 2.4. ClockBuilder Pro Desktop Icon

2. When the EVB is detected, select the "Open Default Plan" button on the Wizard's main menu. CBPro automatically detects the EVB and device type.



Figure 2.5. Open Default Plan

3. Once you open the default plan (based on your EVB model number), a popup window opens.



Figure 2.6. Write Design to EVB Dialog

4. Select "Yes" to write the default plan to the Si5344H device mounted on your EVB. This ensures the device is completely reconfigured per the Silicon Labs default plan for the DUT type mounted on the EVB.



Figure 2.7. Writing Design Status

5. After CBPro writes the default plan to the EVB, select "Open EVB GUI".

CB New Si5344H Design - ClockBuilder Pro	
ClockBuilder Pro v2.2 🌤 (standard frequency planner) (no	
Design Dashboard 🔻	Configuring Si5344H
You have not finished your Si5344H design. You can save your de continue later. Or, click one of the links in the the "Edit Configura	
Edit Configuration with Wizard Design ID & Notes · Host Interface · XA/XB · Inputs · Input Select · Outputs · Output Skew · Output Drivers · DSPLL · LOS · OOF · LOL · INTR	Evaluation Board Detected Si5344 EVB S/N 00-00-16-B1-A9-E4 Write Design to EVB Open EVB GUI
Save Design to Project File Your configuration is stored to a project file, which can be opened in ClockBuilder Pro at a later time.	You can export your configuration to a format suitable for in-system programming.
Design Report & Datasheet Addendum You can view a <u>design report (text)</u> or create a <u>draft datasheet addendum (PDF)</u> for your design.	Documentation Technical documentation is currently restricted for this product. Please contact your <u>Silicon Labs sales</u> representative to request access to documentation.
Create Custom Part Number With just a few clicks, you can order factory pre- programmed devices based on your configuration.	Ask for Help Have a question about your design? Click here to get assistance.
🕒 Frequency Plan Valid 🧭 Design OK 😗 Pd: 663 mW, Tj: 85 °C	Home Close

Figure 2.8. Open EVB GUI

6. The EVB GUI opens. All power supplies are set to the values defined in the device's default CBPro project file created by Silicon Labs, as shown in the figure below.

e Help							
nfo DUT SPI	I2C	DUT Register Editor	Regulators	All Voltages	GPIO	Status Register	s
			Voltage	e Curre	nt	Power	
VDI	1.8	30V 🔽 On	\	/	А	w	Read
VDDA	4	On	\	/	А	w	Read
VDDO	1.8	30V 🔽 🚺 🤇	off \	/	А	w	Read
VDDO	1 1.8	30V 🔽 🚺 🤇	Off \	/	А	w	Read
VDDO	2 1.8	30V 🔽 🚺 🕻	Off \	/	A	w	Read
VDDO	3 1.8	30V 🔽 🚺	off \	/	A	w	Read
All Output	_	lect Voltage	Total		А	w	Read All

Figure 2.9. EVB GUI Window

Verify Free-run Mode Operation

Assuming no external clocks have been connected to the INPUT CLOCK differential SMA connectors (labeled "INx/INxB") located around the perimeter of the EVB, the DUT should now be operating in free-run mode, as the DUT will be locked to the crystal in this case.

You can run a quick check to determine if the device is powered up and generating output clocks (and consuming power) by clicking on the "Read All" button (bottom right-hand corner of Figure 2.9 EVB GUI Window on page 12) and then reviewing the voltage, current, and power readings for each VDDx supply.

Note: Shutting the VDD and VDDA power supplies "Off" and then "On" will power-down and reset the DUT. Every time you do this, to reload the Silicon Labs-created default plan into the DUT's register space, you must go back to the Wizard's main menu and select "Write Design to EVB".



Figure 2.10. Write Design to EVB

Failure to do the step above will cause the device to read in a pre-programmed plan from its non-volatile memory (NVM). However, the plan loaded from the NVM may not be the latest plan recommended by Silicon Labs for evaluation.

At this point, you should verify the presence and frequencies of the output clocks (running in free-run mode from the crystal) using appropriate external instrumentation connected to the output clock SMA connectors. To verify the output clocks are toggling at the correct frequency and signal format, click on "View Design Report" as highlighted in the figure below.



Figure 2.11. View Design Report

Your configuration's design report opens in a new window, as shown in the figure below. Compare the observed output clocks to the frequencies and formats noted in your default project's Design Report.

GB Si5344H Frequency Plan	_ 0	x
Frequency Plan Result		
Created By: ClockBuilder Pro v2.2 [2015-09-10]		
Timestamp: 2015-09-28 14:42:50 GMT-05:00		
Design Rule Check		
Errors:		
- No errors		
Warnings:		
- No warnings		
Design		
Host Interface: I/O Power Supply: VDD (Core)		
SPI Mode: 4-Wire		
I2C Address Range: 104d to 107d / 0x68 to 0x6B (selected via A0/A1 pir	ns)	
XA/XB:		
48 MHz (XTAL - Crystal)		
Inputs:		
IND: 19.44 MHz [19 + 11/25 MHz]		
Standard IN1: Unused		
INT. UNUSED		
Outputs		
OUTO: 2.026 GHz [2 + 13/500 GHz] Enabled, LVDS 2.5 V		
OUT1: 156 MHz		
Enabled, LVDS 2.5 V		
OUT2: Unused OUT3: Unused		
Frequency Plan		
Fpfdi = 48 MHz		
Fvco = 14.182 GHz [14 + 91/500 GHz]		
Fpfd = 80 kHz Fms0 = 2.026 GHz [2 + 13/500 GHz]		
Fms1 = 312 MHz		
P dividers:		
P0 = 243		
P1 = Unused		
Pxaxb = 1		
MXAXB = 295.4583333333333333 [295 + 11/24]		
M = 35455 N dividers:		
NO:		
Value: 7		
Skew: 0.000 s		
OUT0: 2.026 GHz [2 + 13/500 GHz] N1:		
Value: 45.4551282051282051 [45 + 71/156]		
Skew: 0.000 s		V
Copy to Clipboard Ask for Help	Clos	e

Figure 2.12. Design Report Window

Verify Locked Mode Operation

Assuming you connect the correct input clocks to the EVB (as noted in the Design Report shown above), the DUT on your EVB will be running in "locked" mode.

2.3.2 Workflow Scenario #2: Modifying the Default Silicon Labs Created Device Configuration

1. To modify the "default" configuration using the CBPro Wizard, select "Edit Configuration with Wizard".



Figure 2.13. Edit Configuration with Wizard

2. You will now be taken to the Wizard's step-by-step menus to allow you to change any of the default plan's operating configurations.

14	Si5344 EVB Default (Configuration - ClockBuilder Pro	
ľ	ClockBuild	er Pro v2.0 🎭 (standard frequency planner) (no setting overrides)	SILICON LABS
¢	Step 1 of 14 - De	sign ID & Notes 🔻	Configuring Si5344
	Design ID The device has 8 re	egisters, DESIGN_ID0 through DESIGN_ID7, that can be used to store a design/configuration	n/revision identifier.
	Design ID:	5344EVB2 (optional; max 8 characters) The string you enter here is stored as ASCII bytes in registers DESIGN_ID0 through DESIC	SN_ID7.
	Padding Mode:	NULL Padded If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be p character).	added with 0x00 bytes (aka NULL
		Space Padded If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be p character).	added with 0x20 bytes (space
		i want here. The text is stored in your project file and included in design reports and custon ord wrapped in reports, you can use newlines to start a new paragraph.	n part number datasheet addendums.
	Frequency Plar	n Valid 🕢 Design OK 🛞 Pd: 877 mW, Tj: 89 °C 🛛 Write to EVE < Back	Next > Finish Cancel

Figure 2.14. Design Wizard

Note: You can click on the icon on the lower left hand of the menu to confirm that your frequency plan is valid. After making your desired changes, you can click on "Write to EVB" to update the DUT to reconfigure your device in real-time. The Design Write status window opens each time you make a change.

Writing Si5344 Desig	in to EVB	
Address 0x011E		

Figure 2.15. Writing Design Status

2.3.3 Workflow Scenario #3: Testing a User Created Device Configuration

1. To test a previously-created user configuration, open the CBPro Wizard by clicking the icon on your desktop and then selecting "Open Design Project File".



Figure 2.16. pen Design Project File

Locate your CBPro design file (*.slabtimeproj or *.sitproj file) design file in the Windows file browser.



Figure 2.17. Browse to Project File

3. Select "Yes" when the WRITE DESIGN to EVB popup appears:



Figure 2.18. Write Design to EVB Dialog

4. The progress bar is launched. Once the new design project file has been written to the device, verify the presence and frequencies of your output clocks and other operating configurations using external instrumentation.

2.4 Exporting the Register Map File for Device Programming by a Host Processor

You can also export your configuration to a file format suitable for in-system programming by selecting "Export", as shown in the figure below.



Figure 2.19. Export Register Map File

You can now write your device's complete configuration to file formats suitable for in-system programming.

Si5344 Export		
Register File	Settings File	Multi-Project Register/Settings
About Reg	ister Export	
your desig	n/configuratio two-bytes wi	the registers that need to be written to the Si538x/4x device to achieve nn. Each line in the file is an address,data pair in hexadecimal format. The de and the data is a single byte. A comma separates the address and
and how to	write the dat	8x/4x Family Reference Manual for information on register addressing ta contained within this export. Note the file includes a write to soft reset configuration.
Options		
If check header	will be prefixe	der ational header will be included at the top of the file. Each line in the ed by the # character. The header will contain some basic information ol, and a timestamp.
Certain register normal	control regist s. This ensure operation afte	t-write control register writes ers must be written before and after writing the volatile configuration s the device is stable during configuration download and resumes er the download is complete. You can turn inclusion of this sequence off managing this process already.
🔲 I am tai	geting pre-pr	oduction samples 🔞
		Preview Export Save to File

Figure 2.20. Export Settings

3. Writing A New Frequency Plan or Device Configuration to Non-volatile Memory (OTP)

Note: Writing to the device non-volatile memory (OTP) is NOT the same as writing a configuration into the Si5344H using ClockBuilder Pro on the Si5344H EVB. Writing a configuration into the EVB from ClockBuilder Pro is done using Si5344H RAM space and can be done virtually unlimited number of times. Writing to OTP is limited, as described below.

Refer to the Si534x/8x Family Reference Manuals and device datasheets for information on how to write a configuration to the EVB DUT's non-volatile memory (OTP). The OTP can only be programmed a maximum of two times. Care must be taken to ensure the configuration desired is valid when choosing to write to OTP.

4. Serial Device Communications (Si5344H ↔ MCU)

4.1 On-Board SPI Support

The MCU on-board the Si5344H-EVB communicates with the Si5344H device through a 4-wire SPI (Serial Peripheral Interface) link. The MCU is the SPI master and the Si5344H device is the SPI slave. The Si5344H device can also support a 2-wire I2C serial interface, although the Si5344H-EVB does NOT support the I2C mode of operation. SPI mode was chosen for the EVB because of the relatively higher speed transfers supported by SPI vs. I2C.

4.2 External I2C Support

I²C can be supported if driven from an external I²C controller. The serial interface signals between the MCU and Si5344H pass through shunts loaded on header J17. These jumper shunts must be installed in J17 for normal EVB operation using SPI with CBPro. If testing of I²C operation via external controller is desired, the shunts in J17 can be removed thereby isolating the on-board MCU from the Si5344H device. The shunt at JP1 (I2C_SEL) must also be removed to select I²C as Si5344H interface type. An external I2C controller connected to the Si5344H side of J17 can then communicate to the Si5344H device. (For more information on I²C signal protocol, please refer to the Si5344H data sheet.)

The figure below illustrates the J17 header schematic. J17 even numbered pins (2, 4, 6, etc.) connect to the Si5344H device and the odd numbered pins (1, 3, 5, etc.) connect to the MCU. Once the jumper shunts have been removed from J17 and JP1, I2C operation should use J17 pin 4 (DUT_SDA_SDIO) as the I²C SDA and J17 pin 8 (DUT_SCLK) as the I²C SCLK. Please note the external I²C controller will need to supply its own I²C signal pull-up resistors.



Figure 4.1. Serial Communications Header J17



Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific vitten consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com