INTEGRATED CIRCUITS

DATA SHEET

74F862Bus transceiver, inverting (3-State)

Product data Replaces data sheet 74F862, 74F863 of 2000 Mar 24





Bus transceiver, inverting (3-State)

74F862

FEATURES

- Provide high performance bus interface buffering for wide data/address paths or buses carrying parity
- High impedance NPN base inputs for reduced loading (20 μA in HIGH and LOW states)
- I_{IL} is 20 μA for minimum bus loading
- Buffered control inputs for light loading, or increased fan-in as required with MOS microprocessors
- Positive and negative over-shoots are clamped to ground
- 3-State outputs glitch free during power-up and power-down
- Slim dual In-line (DIP) 300 mil package
- Broadside pinout
- Outputs sink 64 mA

DESCRIPTION

The 74F862 bus transceiver provides a high performance inverting bus interface for wide data/address paths of buses carrying parity.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F862	6.0 ns	150 mA

ORDERING INFORMATION

COMMERCIAL RANGE: V_{CC} = 5 V \pm 10%; T_{amb} = 0 °C to +70 °C

Type number	Package	ackage						
	Name	Description	Version					
N74F862N	DIP24	plastic dual in-line package; 24 leads (300 mil)	SOT222-1					
N74F862D (see Note 1)	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1					


NOTE:

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A0 – A9	Data transmit inputs	1.0/0.033	20 μΑ / 20 μΑ
<u>B</u> 0 − <u>B</u> 9	Data receive inputs	1.0/0.033	20 μΑ / 20 μΑ
OEBA	Transmit output enable input	1.0/0.033	20 μΑ / 20 μΑ
OEAB	Receive output enable input	1.0/0.033	20 μΑ / 20 μΑ

NOTE: One (1.0) FAST Unit Load is defined as: 20 μA in the HiGH state and 0.6 mA in the LOW state.

PIN CONFIGURATION




2004 Jan 23 2

Thermal mounting techniques are recommended. See SMD Process Applications for a discussion of thermal considerations for surface mounted devices.


Bus transceiver, inverting (3-State)

74F862


LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



FUNCTION TABLE

INP	UTS	OPERATING MODES					
OEAB	OEBA	OPERATING MODES					
L	Н	A data to B bus, inverted					
Н	L	B bus to A data, inverted					
Н	Н	Z					

H = HIGH voltage level L = LOW voltage level

Z = High impedance "off" state

Bus transceiver, inverting (3-State)

74F862

ABSOLUTE MAXIMUM RATINGS

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V_{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	−30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +5.5	V
I _{OUT}	Current applied to output in LOW output state	128	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

CVMDOL	PARAMETER		UNIT		
SYMBOL	PARAMETER	MIN	NOM	MAX	UNII
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	HIGH-level input voltage	2.0	_	_	V
V _{IL}	LOW-level input voltage	-	_	0.8	V
I _{IK}	Input clamp current	-	_	-18	mA
I _{OH}	HIGH-level output current	-	-	-24	mA
I _{OL}	LOW-level output current	-	_	64	mA
T _{amb}	Operating free-air temperature range	0	-	70	°C

Bus transceiver, inverting (3-State)

74F862

DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

SYMBOL	PARAMETER		ST CONDITION	ıc1	LIMITS			UNIT	
STWIBUL	PARAMETER	TANAMETER			TEST CONDITIONS				UNIT
			$V_{CC} = MIN,$ $V_{II} = MAX,$	1 1 1 1 1 1 1	± 10% V _{CC}	2.4	_	_	V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	LUCI Lievel evitevit velte ee		$V_{IH} = MIN$	$I_{OH} = -1 \text{ mA}$	± 5% V _{CC}	2.4	3.3	_	V
V _{OH}	HIGH-level output voltage		$V_{CC} = MIN,$ $V_{II} = MAX,$. 04 4	± 10% V _{CC}	2.0	_	-	V
			$V_{IH} = MIN$	$I_{OH} = -24 \text{ mA}$	± 5% V _{CC}	2.0	-	-	V
.,	LOW level entent valte as		$V_{CC} = MIN,$ $V_{II} = MAX,$	I _{OL} = 48 mA	± 10% V _{CC}	-	0.38	0.55	V
V _{OL}	LOW-level output voltage	$V_{IH} = MIN$	I _{OL} = 64 mA	± 5% V _{CC}	-	0.42	0.55	V	
V _{IK}	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$				-0.73	-1.2	V
	Input current at maximum OEAB, OEBA		$V_{CC} = 0.0 \text{ V}, V_I = 7.0 \text{ V}$			_	_	100	μΑ
11	input voltage	A_n, \overline{B}_n	$V_{CC} = 5.5 \text{ V}, V_I = 5.5 \text{ V}$			-	_	1	mA
I _{IH}	HIGH-level input current		$V_{CC} = MAX, V_I = 2.7 V$			_	_	20	μΑ
I _{IL}	LOW-level input current		$V_{CC} = MAX, V_I = 0.5 V$			_	_	-20	μΑ
I _{IH} + I _{OZH}	Off-state output current HIGH-level voltage applied	Λ	V _{CC} = MAX,	$V_{CC} = MAX, V_O = 2.7 V$			_	70	μΑ
I _{IL} + I _{OZL}	Off-state output current LOW-level voltage applied	A _n , \overline{B}_{n}	V _{CC} = MAX,	$V_{CC} = MAX, V_O = 0.5 V$			_	-70	μΑ
Ios	Short-circuit output current ³		$V_{CC} = MAX$	V _{CC} = MAX			_	-225	mA
		Іссн				_	90	130	mA
Icc	Supply current total	I _{CCL}	$V_{CC} = MAX$	$V_{CC} = MAX$			120	170	mA
		I _{CCZ}				_	130	160	mA

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

AC ELECTRICAL CHARACTERISTICS

				LIMITS						
SYMBOL	PARAMETER	TEST CONDITION	·	_{mb} = +25 ^o V _{CC} = 5 V 0 pF; R _L =		T _{amb} = 0 °0 V _{CC} = 5 C _L = 50 pF;	UNIT			
			MIN	TYP	MAX	MIN	MAX			
t _{PLH} t _{PHL}	Propagation delay A _n or B _n	Waveform 1	4.0 1.5	6.0 3.5	9.0 6.5	3.0 1.5	10.0 7.0	ns		
t _{PLH} t _{PHL}	Propagation delay \overline{B}_{n} or A_{n}	Waveform 1	4.0 1.5	6.0 3.5	9.0 6.5	3.5 1.5	10.0 7.0	ns		
t _{PZH} t _{PZL}	Output Enable time HIGH or LOW level OEBA to A _n	Waveform 2 Waveform 3	6.5 6.0	8.5 7.5	12.0 12.0	5.5 5.0	13.5 14.0	ns		
t _{PZH} t _{PZL}	Output Enable time HIGH or LOW level $\overline{\text{OEAB}}$ to $\overline{\text{B}}_{\text{n}}$	Waveform 2 Waveform 3	6.5 6.0	8.5 7.5	12.0 12.0	5.5 5.0	13.5 14.0	ns		
t _{PHZ} t _{PLZ}	Output Disable time HIGH or LOW level OEBA to A _n	Waveform 2 Waveform 3	3.0 2.5	5.0 4.0	8.5 8.5	2.5 2.0	9.5 9.0	ns		
t _{PHZ} t _{PLZ}	Output Disable time HIGH or LOW level $\overline{\text{OEAB}}$ to $\overline{\text{B}}_{\text{n}}$	Waveform 2 Waveform 3	3.0 2.5	5.0 4.0	8.5 8.5	2.5 2.0	9.5 9.0	ns		


All typical values are at V_{CC} = 5 V, T_{amb} = 25 °C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Bus transceiver, inverting (3-State)


74F862

AC WAVEFORMS


For all waveforms, $V_M = 1.5 \text{ V}$.



Waveform 1. Propagation delay for inverting output




Waveform 3. 3-State Output Enable time to LOW level and Output Disable time from LOW level



Waveform 2. 3-State Output Enable time to HIGH level and Output Disable time from HIGH level

TEST CIRCUITS AND WAVEFORMS



TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS:

R_L = Load resistor;

see AC electrical characteristics for value.

C_L = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

family	INP	UT PU	LSE REQU	REMEN	TS	
family	amplitude	V _M	rep. rate	t _w	t _{TLH}	t _{THL}
74F	3.0 V	1.5 V	1 MHz	500 ns	2.5 ns	2.5 ns


SF00128

Bus transceiver, inverting (3-State)

74F862

DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1





DIMENSIONS (mm dimensions are derived from the original inch dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E (1)	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.7	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.25	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.246	0.1	0.3	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	IEC JEDEC JEITA				ISSUE DATE
SOT222-1		MS-001				99-12-27 03-03-12


2004 Jan 23 7

Bus transceiver, inverting (3-State)

74F862

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT137-1	075E05	MS-013				99-12-27 03-02-19	

Bus transceiver, inverting (3-State)

74F862

REVISION HISTORY

Rev	Date	Description
_5	20040123	Product data (9397 750 12749). ECN 853-0881 A15378 of 22 January 2004. Replaces Product specification 74F862_74F863_4 dated 2000 Mar 24 (9397 750 06999).
		Modifications:
		Delete all references to 74F863 (product discontinued).
		 "Input and output loading and fan-out table" on page 2; for Pins A0 – A9 and B0 – B9: – change 74F(U.L.) HIGH/LOW from "3.5/0.117" to "1.0/0.033" – change Load value HIGH/LOW from "70 μA / 70 μA" to "20 μA / 20 μA"
		 ● "DC electrical characteristics" table on page 5; V_{OL} test condition, at ± 10% V_{CC}: change "I_{OL} = -48 mA" to "I_{OL} = 48 mA"
_4	20000324	Product specification (9397 750 06999). ECN 853-0881 23378 of 24 March 2000. Supersedes data of 1999 Jan 08.

Bus transceiver, inverting (3-State)

74F862

Data sheet status

Level	Data sheet status [1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

^[1] Please consult the most recently issued data sheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2004 All rights reserved. Printed in U.S.A.

Date of release: 01-04

Document order number: 9397 750 12749

Let's make things better.

Philips Semiconductors





^[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

^[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.