



## **OPA689**

For most current data sheet and other product information, visit www.burr-brown.com

## Wideband, High Gain VOLTAGE LIMITING AMPLIFIER

### FEATURES

- HIGH LINEARITY NEAR LIMITING
- FAST RECOVERY FROM OVERDRIVE: 2.4ns
- LIMITING VOLTAGE ACCURACY: ±15mV
- -3dB BANDWIDTH (G = +6): 280MHz
- STABLE FOR  $G \ge +4$
- SLEW RATE: 1600V/μs
- ±5V AND +5V SUPPLY OPERATION
- LOW GAIN VERSION: OPA688

### DESCRIPTION

The OPA689 is a wideband, voltage feedback op amp that offers bipolar output voltage limiting, and is stable for gains  $\geq$  +4. Two buffered limiting voltages take control of the output when it attempts to drive beyond these limits. This new output limiting architecture holds the limiter offset error to ±15mV. The op amp operates linearly to within 30mV of the limits.

The combination of narrow nonlinear range and low limiting offset allows the limiting voltages to be set within 100mV of the desired linear output range. A fast 2.4ns recovery from limiting ensures that overdrive signals will be transparent to the signal channel. Implementing the

### APPLICATIONS

- TRANSIMPEDANCE WITH FAST OVERDRIVE RECOVERY
- FAST LIMITING ADC INPUT DRIVER
- LOW PROP DELAY COMPARATOR
- NON-LINEAR ANALOG SIGNAL PROCESSING
- DIFFERENCE AMPLIFIER
- IF LIMITING AMPLIFIER
- AM SIGNAL GENERATION

limiting function at the output, as opposed to the input, gives the specified limiting accuracy for any gain, and allows the OPA689 to be used in all standard op amp applications.

Non-linear analog signal processing circuits will benefit from the OPA689's sharp transition from linear operation to output limiting. The quick recovery time supports high speed applications.

The OPA689 is available in an industry-standard pinout in PDIP-8 and SO-8 packages. For lower gain applications requiring output limiting with fast recovery, consider the OPA688.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

# SPECIFICATIONS — V<sub>S</sub> = $\pm$ 5V

G = +6, R<sub>L</sub> = 500Ω, R<sub>F</sub> = 750Ω, V<sub>H</sub> = -V<sub>L</sub> = 2V, (Figure 1 for AC performance only), unless otherwise noted.

				OPA68	9U, P		_	
		TYP		GUA	RANTEED	(1)		]
PARAMETER	CONDITIONS	+25°C	+25°C	0°C to +70°C	–40°C to +85°C	UNITS	MIN/ MAX	TEST
AC PERFORMANCE (see Fig. 1)								
Small Signal Bandwidth	V <sub>O</sub> < 0.5Vp-p							
	G = +6	280	220	210	200	MHz	Min	в
	G = +12	90		_		MHz	Тур	c
	G = -6	220	_	_	_	MHz	Тур	Ċ
Gain Bandwidth Product (G $\geq$ +20)	V <sub>O</sub> < 0.5Vp-p	720	490	460	430	MHz	Min	В
Gain Peaking	$V_{O} < 0.5Vp-p, G = +4$	8	_	_	_	dB	Тур	C
0.1dB Gain Flatness Bandwidth	$V_{\rm O} < 0.5 \text{Vp-p}$	110	_	_	_	MHz	Тур	C
Large Signal Bandwidth Step Response	V <sub>O</sub> = 2Vp-p	290	185	175	170	MHz	Min	В
Slew Rate	2V Step	1600	1300	1250	950	V/µs	Min	В
Rise/Fall Time	0.5V Step	1.2	1.8	1.9	2.4	ns	Max	В
Settling Time: 0.05%	2V Step	7	_	_	_	ns	Тур	c
Spurious Free Dynamic Range	$f = 5MHz, V_0 = 2Vp-p$	61	57	53	48	dB	Min	В
Differential Gain	NTSC, PAL, $R_{L} = 500\Omega$	0.02	_	_	_	%	Тур	C C
Differential Phase	NTSC, PAL, $R_{L} = 500\Omega$	0.01	_	_	_	0	Тур	C C
Input Noise Density	, , <u> </u>							
Voltage Noise	$f \ge 1MHz$	4.6	5.3	6.0	6.1	nV/√Hz	Max	В
Current Noise	$f \ge 1MHz$	2.0	2.5	2.9	3.6	pA/√Hz	Max	В
DC PERFORMANCE (V <sub>CM</sub> = 0V)								
Open-Loop Voltage Gain $(A_{OI})$	$V_{O} = \pm 0.5 V$	56	50	48	47	dB	Min	A
Input Offset Voltage	10 = ±0.01	±1	±5	±6	±7	mV	Max	A
Average Drift			_	±14	±14	μV/°C	Max	В
Input Bias Current <sup>(3)</sup>		+8	±12	±13	±20	μΑ	Max	Ā
Average Drift				-60	-90	nA/°C	Max	В
Input Offset Current		±0.3	±2	±3	±4	μΑ	Max	A
Average Drift		_		±10	±10	nA/°C	Max	В
INPUT								
Common-Mode Rejection Ratio	Input Referred, $V_{CM} = \pm 0.5 V$	60	53	52	50	dB	Min	A
Common-Mode Input Range <sup>(4)</sup>	input Referred, $v_{CM} = \pm 0.5v$	±3.3	±3.2	±3.2	±3.1	V	Min	Â
Input Impedance		10.0	±0.2	10.2	1.0.1	l i		
Differential-Mode		0.4    1	_	_	_	MΩ    pF	Тур	C C
Common-Mode		1    1	_	_	_	MΩ    pF	Тур	Ċ
OUTPUT	$V_{H} = -V_{L} = 4.3V$							
Output Voltage Range	$V_{\rm H} = -V_{\rm L} = 4.3V$ $R_{\rm I} \ge 500\Omega$	±4.1	±3.9	±3.9	±3.8	V	Min	A
Current Output, Sourcing	RL ≥ 30052	105	90	85	80	mA	Min	Â
Sinking		-85	-70	-65	-60	mA	Min	Â
Closed-Loop Output Impedance	G = +4, f < 100kHz	0.8				Ω	Тур	Ĉ
							.,,,,	<u> </u>
POWER SUPPLY							-	
Operating Voltage, Specified		±5			-	V	Тур	C
Maximum			±6	±6	±6	V	Max	A
Quiescent Current, Maximum Minimum		15.8 15.8	17 14	19 12.8	20	mA mA	Max Min	A
Power Supply Rejection Ratio	$+V_{S} = 4.5V$ to 5.5V	15.0	14	12.0		IIIA	IVIIII	
+PSR (Input Referred)	1 vg = 4.5 v to 5.5 v	65	58	57	55	dB	Min	A
OUTPUT VOLTAGE LIMITERS								
Default Limit Voltage	Limiter Pins Open	±3.3	±3.0	±3.0	±2.9	V	Min	A
Minimum Limiter Separation $(V_H - V_L)$	Liniter Fins Open	200	200	200	200	mV	Min	B
Maximum Limiter Separation $(v_H - v_L)$		200	±4.3	±4.3	±4.3	V	Max	B
Limiter Input Bias Current Magnitude <sup>(5)</sup>	$V_{O} = 0$		±-#.0	±4.5	±4.5	v	IVICIA	
Maximum	v <sub>0</sub> – 0	54	65	68	70	μA	Max	A
Minimum		54	35	34	31	μΑ	Min	Â
Average Drift				40	45	nA/°C	Max	B
Limiter Input Impedance		2    1	_	40	45	MΩ    pF	Тур	C C
Limiter Feedthrough <sup>(6)</sup>	f = 5MHz	-60				dB	Тур	C C
DC Performance in Limit Mode	$V_{\rm IN} = \pm 0.7 V$	50					961	١ĭ
Limiter Offset Voltage	$(V_{O} - V_{H})$ or $(V_{O} - V_{L})$	±15	±35	±40	±40	mV	Max	A
Op Amp Input Bias Current Shift <sup>(3)</sup>		3			±40	μA	Тур	ĉ
-rppar blao ourroin orinte?					1	pur l	1,14	ΙŬ



## SPECIFICATIONS — $V_S = \pm 5V$ (cont.)

G = +6, R<sub>L</sub> = 500Ω, R<sub>F</sub> = 750Ω, V<sub>H</sub> = -V<sub>L</sub> = 2V, (Figure 1 for AC performance only), unless otherwise noted.

			OPA689U, P					
		TYP	TYP GUARANTEED <sup>(1)</sup>			]		
PARAMETER	CONDITIONS	+25°C	+25°C	0°C to +70°C	-40°C to +85°C	UNITS	MIN/ MAX	TEST LEVEL <sup>(2)</sup>
OUTPUT VOLTAGE LIMITERS (CONT)								
AC Performance in Limit Mode		1 1						
Limiter Small Signal Bandwidth	$V_{IN} = \pm 0.7 V, V_{O} < 0.02 V p-p$	450	_	_	_	MHz	Тур	С
Limiter Slew Rate <sup>(7)</sup>		100	_	_	_	V/µs	Тур	C
Limited Step Response		1 1						
Overshoot	$V_{IN} = 0$ to $\pm 0.7V$ Step	250	_	_	_	mV	Тур	С
Recovery Time	$V_{IN} = \pm 0.7V$ to 0 Step	2.4	2.8	3.0	3.2	ns	Max	В
Linearity Guardband <sup>(8)</sup>	$f = 5MHz, V_0 = 2Vp-p$	30	—	_	-	mV	Тур	С
THERMAL CHARACTERISTICS								
Temperature Range	Specification: P, U	-40 to +85	_	_	_	°C	Тур	С
Thermal Resistance								
P 8-Pin DIP		100	—	_	_	°C/W	Тур	С
U 8-Pin SO-8		125	—	_	_	°C/W	Тур	С

NOTES: (1) Junction Temperature = Ambient Temperature for low temperature limit and 25 °C guaranteed specifications. Junction Temperature = Ambient Temperature + 23 °C at high temperature limit guaranteed specifications. (2) TEST LEVELS: (A) 100% tested at 25 °C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value for information only. (3) Current is considered positive out of node. (4) CMIR tested as < 3dB degradation from minimum CMRR at specified limits. (5)  $I_{VH}$  (V<sub>H</sub> bias current) is positive, and  $I_{VL}$  (V<sub>L</sub> bias current) is negative, under these conditions. See Note 3 and Figures 1 and 7. (6) Limiter feedthrough is the ratio of the output magnitude to the sinewave added to V<sub>H</sub> (or V<sub>L</sub>) when V<sub>IN</sub> = 0. (7) V<sub>H</sub> slew rate conditions are: V<sub>IN</sub> = +0.7V, G = +6, V<sub>L</sub> = -2V, V<sub>H</sub> = step between 2V and 0V. V<sub>L</sub> slew rate conditions are similar. (8) Linearity Guardband is defined for an output sinusoid (f = 1MHz, V<sub>0</sub> = 2Vpp) centered between the limiter levels (V<sub>H</sub> and V<sub>L</sub>). It is the difference between the limiter level and the peak output voltage where SFDR decreases by 3dB (see Figure 8).

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



# $\mathsf{SPECIFICATIONS} - \mathsf{V}_\mathsf{S} = +5\mathsf{V}$

 $G = +6, R_F = 750\Omega, R_L = 500\Omega \text{ tied to } V_{CM} = 2.5V, V_L = V_{CM} - 1.2V, V_H = V_{CM} + 1.2V, \text{ (Figure 2 for AC performance only), unless otherwise noted.}$ 

				OPA689	9U, P			
		TYP		GUA	RANTEED	(1)		
PARAMETER	CONDITIONS	+25°C	+25°C	0°C to +70°C	–40°C to +85°C	UNITS	MIN/ MAX	TEST
AC PERFORMANCE (see Fig. 2)								
Small Signal Bandwidth	V <sub>O</sub> < 0.5Vp-p							
-	G = +6	210	180	160	150	MHz	Min	В
	G = +12	70	-	-	—	MHz	Тур	C
	G = -6	180	-	-	—	MHz	Тур	C
Gain Bandwidth Product (G $\geq$ +20)	V <sub>O</sub> < 0.5Vp-p	440	330	310	300	MHz	Min	B
Gain Peaking	$V_0 < 0.5Vp-p, G = +4$	4	-	-	_	dB	Тур	B
0.1dB Gain Flatness Bandwidth	$V_0 < 0.5 Vp-p$	35	-		405	MHz	Тур	C
Large Signal Bandwidth Step Response	V <sub>O</sub> = 2Vp-p	175	150	140	125	MHz	Min	B
Slew Rate	2V Step	1600	1300	1250	950	V/µs	Min	в
Rise/Fall Time	0.5V Step	1.9	2.1	2.2	2.6	ns	Max	В
Settling Time: 0.05%	2V Step	7	_	_		ns	Тур	l c
Spurious Free Dynamic Range	$f = 5MHz$ , $V_0 = 2Vp-p$	59	55	51	46	dB	Min	B
Input Noise								
Voltage Noise Density	$f \ge 1MHz$	4.6	5.3	6.0	6.1	nV/√Hz	Max	В
Current Noise Density	$f \ge 1MHz$	2.0	2.5	2.9	3.6	pA/√Hz	Max	В
DC PERFORMANCE								
Open-Loop Voltage Gain (A <sub>OL</sub> )	$V_{O} = \pm 0.5 V$	56	50	48	47	dB	Min	A
Input Offset Voltage	0	±1	±5	±6	±8	mV	Max	A
Average Drift		_	_	±14	±14	μV/°C	Max	В
Input Bias Current <sup>(3)</sup>		+8	±12	±13	±20	μA	Max	A
Average Drift		-	-	-60	-90	nA/°C	Max	В
Input Offset Current		±0.3	±2	±3	±4	μΑ	Max	A
Average Drift		-	—	±10	±10	nA/°C	Max	В
INPUT								
Common-Mode Rejection Ratio	Input Referred, V <sub>CM</sub> ±0.5V	58	51	50	48	dB	Min	A
Common-Mode Input Range <sup>(4)</sup>		V <sub>CM</sub> ±0.8	V <sub>CM</sub> ±0.7	V <sub>CM</sub> ±0.7	V <sub>CM</sub> ±0.6	V	Min	A
Input Impedance								
Differential-Mode		0.4    1	-	-	—	MΩ∥pF	Тур	С
Common-Mode		1    1	—		_	MΩ∥pF	Тур	С
OUTPUT	$V_{H} = V_{CM} + 1.8V, V_{L} = V_{CM} - 1.8V$							
Output Voltage Range	$R_L \ge 500\Omega$	V <sub>CM</sub> ±1.6	V <sub>см</sub> ±1.4	V <sub>CM</sub> ±1.4	V <sub>CM</sub> ±1.3	V	Min	A
Current Output, Sourcing		70	60	55	50	mA	Min	A
Sinking		-60	-50	-45	-40	mA	Min	A
Closed-Loop Output Impedance	G = +4, f < 100kHz	0.8		-	_	Ω	Тур	С
POWER SUPPLY								
Operating Voltage, Specified		5	-	-	—	V	Тур	С
Maximum		-	12	12	12	V	Max	A
Quiescent Current, Maximum		13	15	15	16	mA	Max	A
Minimum		13	11	10	9	mA	Min	A
Power Supply Rejection Ratio	$V_{\rm S} = 4.5 V$ to 5.5V					-10	<b>-</b>	
+PSR (Input Referred)		65				dB	Тур	С
OUTPUT VOLTAGE LIMITERS								
Default Limiter Voltage	Limiter Pins Open	V <sub>CM</sub> ±0.9	V <sub>CM</sub> ±0.6	V <sub>CM</sub> ±0.6	V <sub>CM</sub> ±0.6	V	Min	A
Minimum Limiter Separation $(V_H - V_L)$		200	200	200	200	mV	Min	B
Maximum Limit Voltage		-	V <sub>CM</sub> ±1.8	V <sub>CM</sub> ±1.8	V <sub>CM</sub> ±1.8	V	Max	B
Limiter Input Bias Current Magnitude <sup>(5)</sup>	$V_{O} = 2.5V$	25	65	75	05		Max	
Maximum Minimum		35 35	65 0	75 0	85 0	μΑ	Max Min	A A
Average Drift		35	_	30	50	µA nA/°C	Max	B
Limiter Input Impedance		2    1			50	MΩ    pF	Тур	Ċ
Limiter Isolation <sup>(6)</sup>	f = 5MHz	-60				dB	Тур	c c
DC Performance in Limit Mode	$V_{IN} = V_{CM} \pm 0.4V$						- 7F	١ĭ
Limiter Voltage Accuracy	$(V_{O} - V_{H})$ or $(V_{O} - V_{L})$	±15	±35	±40	±40	mV	Max	A
Op Amp Bias Current Shift <sup>(3)</sup>		5	_	_	_	μA	Тур	c
AC Performance in Limit Mode						.		
Limiter Small Signal Bandwidth	$V_{IN} = \pm 0.4 V, V_O < 0.02 Vp-p$	300	_	_	_	MHz	Тур	С
Limiter Slew Rate <sup>(7)</sup>		20	-	_	_	V/µs	Тур	C C
Limited Step Response		1						
Overshoot	$V_{\text{IN}}$ = $V_{\text{CM}}$ to $V_{\text{CM}}$ ±0.4V Step	55	-	-	-	mV	Тур	С
Recovery Time	$V_{IN} = V_{CM} \pm 0.4V$ to $V_{CM}$ Step	15	-	-	—	ns	Тур	С
Linearity Guardband <sup>(8)</sup>	$f = 5MHz, V_0 = 2Vp-p$	30	l —	l —	I —	mV	Тур	l c



## SPECIFICATIONS — $V_S = +5V$ (cont.)

 $G=+6, R_F=750\Omega, R_L=500\Omega \text{ tied to } V_{CM}=2.5V, V_L=V_{CM}-1.2V, V_H=V_{CM}+1.2V, \text{ (Figure 2 for AC performance only), unless otherwise noted.}$ 

		OPA689U, P						
		TYP GUARANTEED <sup>(1)</sup>			]			
PARAMETER	CONDITIONS	+25°C	+25°C	0°C to +70°C	-40°C to +85°C	UNITS	MIN/ MAX	TEST LEVEL <sup>(2)</sup>
THERMAL CHARACTERISTICS Temperature Range Thermal Resistance	Specification: P, U	-40 to +85	_	_	_	°C	Тур	с
P 8-Pin DIP U 8-Pin SO-8		100 125	—	—		°C/W °C/W	Тур Тур	C C

NOTES: (1) Junction Temperature = Ambient Temperature for low temperature limit and 25°C guaranteed specifications. Junction Temperature = Ambient Temperature + 23°C at high temperature limit guaranteed specifications. (2) TEST LEVELS: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value for information only. (3) Current is considered positive out of node. (4) CMIR tested as < 3dB degradation from minimum CMRR at specified limits. (5)  $I_{VH}$  (V<sub>H</sub> bias current) is negative, and  $I_{VL}$  (V<sub>L</sub> bias current) is positive, under these conditions. See Note 3 and Figures 2 and 7. (6) Limiter feedthrough is the ratio of the output magnitude to the sinewave added to V<sub>H</sub> (or V<sub>L</sub>) when V<sub>IN</sub> = 0. (7) V<sub>H</sub> slew rate conditions are: V<sub>IN</sub> =  $V_{CM} + 0.4V$ , G = +6,  $V_L = V_{CM} - 1.2V$ ,  $V_H$  = step between  $V_{CM} + 1.2V$  and  $V_{CM}$ .  $V_L$  slew rate conditions are similar. (8) Linearity Guardband is defined for an output sinusoid (f = 5MHz,  $V_O = V_{CM} + 1/V_P$ ) centered between the limiter levels (V<sub>H</sub> and V<sub>L</sub>). It is the difference between the limiter level and the peak output voltage where SFDR decreases by 3dB (see Figure 8).

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	
Internal Power Dissipation	
Input Voltage Range	$\pm V_S$
Differential Input Voltage	±V <sub>S</sub>
Limiter Voltage Range	±(V <sub>S</sub> – 0.7V)
Storage Temperature Range: P, U	40°C to +125°C
Lead Temperature (DIP, soldering, 10s)	+300°C
(SO-8, soldering, 3s)	
Junction Temperature	+175°C

### **ABSOLUTE MAXIMUM RATINGS**



### **PACKAGE/ORDERING INFORMATION**



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER <sup>(1)</sup>	TRANSPORT MEDIA
OPA689P	DIP-8	006	-40°C to +85°C	OPA689P	OPA689P	Rails
OPA689U	SO-8 Surface Mount	182	-40°C to +85°C	OPA689U	OPA689U	Rails
"	"	"	"	"	OPA689U/2K5	Tape and Reel

NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "OPA689U/2K5" will get a single 2500-piece Tape and Reel.



**OPA689** 

## TYPICAL PERFORMANCE CURVES— $V_S = \pm 5V$

G = +6, R<sub>L</sub> = 500Ω, R<sub>F</sub> = 750Ω, V<sub>H</sub> = -V<sub>L</sub> = 2V, (Figure 1 for AC performance only), unless otherwise noted.





## TYPICAL PERFORMANCE CURVES— $V_s = \pm 5V$ (cont.)

G = +6, R<sub>L</sub> = 500 $\Omega$ , R<sub>F</sub> = 750 $\Omega$ , V<sub>H</sub> = -V<sub>L</sub> = 2V, (Figure 1 for AC performance only), unless otherwise noted.













3RD HARMONIC DISTORTION vs OUTPUT SWING

**OPA689** 

## TYPICAL PERFORMANCE CURVES— $V_S = \pm 5V$ (cont.)

G = +6, R<sub>L</sub> = 500 $\Omega$ , R<sub>F</sub> = 750 $\Omega$ , V<sub>H</sub> = -V<sub>L</sub> = 2V, (Figure 1 for AC performance only), unless otherwise noted.





## TYPICAL PERFORMANCE CURVES— $V_S = \pm 5V$ (cont.)

G = +6, R<sub>L</sub> = 500 $\Omega$ , R<sub>F</sub> = 750 $\Omega$ , V<sub>H</sub> = -V<sub>L</sub> = 2V, (Figure 1 for AC performance only), unless otherwise noted.







## TYPICAL PERFORMANCE CURVES— $V_s = +5V$

G= +6, R<sub>F</sub> = 402 $\Omega$ , R<sub>L</sub> = 500 $\Omega$  tied to V<sub>CM</sub> = 2.5V, V<sub>L</sub> = V<sub>CM</sub> -1.2V, V<sub>H</sub> = V<sub>CM</sub> +1.2V, (Figure 2 for AC performance only), unless otherwise noted.





### **TYPICAL APPLICATIONS**

### DUAL SUPPLY, NON-INVERTING AMPLIFIER

Figure 1 shows a non-inverting gain amplifier for dual supply operation. This circuit was used for AC characterization of the OPA689, with a 50 $\Omega$  source, which it matches, and a 500 $\Omega$  load. The power supply bypass capacitors are shown explicitly in Figures 1 and 2, but will be assumed in the other figures. The limiter voltages (V<sub>H</sub> and V<sub>L</sub>) and their bias currents (I<sub>VH</sub> and I<sub>VI</sub>) have the polarities shown.

### SINGLE SUPPLY, NON-INVERTING AMPLIFIER

Figure 2 shows an AC coupled, non-inverting gain amplifier for single supply operation. This circuit was used for AC



FIGURE 1. DC-Coupled, Dual Supply Amplifier.

characterization of the OPA689, with a 50 $\Omega$  source, which it matches, and a 500 $\Omega$  load. The power supply bypass capacitors are shown explicitly in Figures 1 and 2, but will be assumed in the other figures. The limiter voltages (V<sub>H</sub> and V<sub>L</sub>) and their bias currents (I<sub>VH</sub> and I<sub>VL</sub>) have the polarities shown. Notice that the single supply circuit can use 3 resistors to set V<sub>H</sub> and V<sub>L</sub>, where the dual supply circuit usually uses 4 to reference the limit voltages to ground.

### LOW DISTORTION, ADC INPUT DRIVER

The circuit in Figure 3 shows an inverting, low distortion ADC driver that operates on single supply. The converter's internal references bias the op amp input. The 4.0pF and 18pF capacitors form a compensation network that allows



FIGURE 2. AC-Coupled, Single Supply Amplifier.



FIGURE 3. Low Distortion, Limiting ADC Input Driver.



the OPA689 to have a flat frequency response at a gain of -2. This increases the loop gain of the op amp feedback network, which reduces the distortion products below their specified values.

### PRECISION HALF WAVE RECTIFIER

Figure 4 shows a half wave rectifier with outstanding precision and speed.  $V_H$  will default to a voltage between 3.1 and 3.8V if left open, while the negative limit is set to ground.



FIGURE 4. Precision Half Wave Rectifier.

### VERY HIGH SPEED COMPARATOR

Figure 5 shows a very high speed comparator with hysterisis. The output level are precisely defined, and the recovery time is exceptional. The output voltage swings between 0.5V and 3.5V to provide a logic level output that switches as  $V_{IN}$  crosses  $V_{REF}$ .



FIGURE 5. Very High Speed Comparator.

### TRANSIMPEDANCE AMPLIFIER

Figure 6 shows a transimpedance amplifier that has exceptional overdrive characteristics. The feedback capacitor ( $C_F$ ) stabilizes the circuit for the assumed diode capacitance ( $C_D$ ).



FIGURE 6. Transimpedance Amplifier.

### **DESIGN-IN TOOLS**

### **APPLICATIONS SUPPORT**

The Burr-Brown Applications Department is available for design assistance at phone number 1-800-548-6132 (US/Canada only). The Burr-Brown Internet web page (http://www.burr-brown.com) has the latest data sheets and other design aids.

### **DEMONSTRATION BOARDS**

Two PC boards are available to assist in the initial evaluation of circuit performance of the OPA689 in both package styles. These will be available as an unpopulated PCB with descriptive documentation. See the board literature for more information. The summary information for these boards is shown below:

PRODUCT	PACKAGE	BOARD PART NUMBER	LITERATURE REQUEST NUMBER
OPA689P	8-Pin DIP	DEM-OPA68xP	MKT-350
OPA689U	8-Pin SO-8	DEM-OPA68xU	MKT-351

Contact the Burr-Brown Applications Department for availability of these boards.

### SPICE MODELS

Computer simulation of circuit performance using SPICE is often useful when analyzing analog circuit or system performance. This is particularly true for high speed amplifier circuits where parasitic capacitance and inductance can have a major effect on frequency response.

SPICE models are available through the Burr-Brown web site (www.burr-brown.com). These models do a good job of predicting small-signal AC and transient performance under a wide variety of operating conditions. They do not do as well in predicting the harmonic distortion, temperature effects, or different gain and phase characteristics. These models do not distinguish between the AC performance of different package types.



### **OPERATING INFORMATION**

### THEORY OF OPERATION

The OPA689 is a voltage feedback op amp that is stable for gains  $\geq$  +4. The output voltage is limited to a range set by the limiter pins (5 and 8). When the input tries to overdrive the output, the limiters take control of the output buffer. This avoids saturating any parts in the signal path, gives quick overdrive recovery, and gives consistent limiter accuracy for any gain.

This part is de-compensated (stable for gains  $\ge +4$ ). This gives greater bandwidth, higher slew rate, and lower noise than the unity gain stable companion part OPA688.

The limiters have a very sharp transition from the linear region of operation to output limiting. This allows the limiter voltages to be set very near (<100 mV) the desired signal range. The distortion performance is also very good near the limiter voltages.

### **CIRCUIT LAYOUT**

Achieving optimum performance with the high frequency OPA689 requires careful attention to layout design and component selection. Recommended PCB layout techniques and component selection criteria are:

a) **Minimize parasitic capacitance to any ac ground** for all of the signal I/O pins. Open a window in the ground and power planes around the signal I/O pins, and leave the ground and power planes unbroken elsewhere.

b) **Provide a high quality power supply.** Use linear regulators, ground plane, and power planes, to provide power. Place high frequency  $0.1\mu$ F decoupling capacitors < 0.2" away from each power supply pin. Use wide, short traces to connect to these capacitors to the ground and power planes. Also use larger ( $2.2\mu$ F to  $6.8\mu$ F) high frequency decoupling capacitors to bypass lower frequencies. They may be somewhat further from the device, and be shared among several adjacent devices.

c) **Place external components close** to the OPA689. This minimizes inductance, ground loops, transmission line effects and propagation delay problems. Be extra careful with the feedback ( $R_F$ ), input and output resistors.

d) **Use high frequency components** to minimize parasitic elements. Resistors should be a very low reactance type. Surface mount resistors work best and allow a tighter layout. Metal film or carbon composition axially-leaded resistors can also provide good performance when their leads are as short as possible. Never use wire-wound resistors for high frequency applications. Remember that most potentiometers have large parasitic capacitances and inductances.

Multilayer ceramic chip capacitors work best and take up little space. Monolithic ceramic capacitors also work very well. Use RF type capacitors with low ESR and ESL. The large power pin bypass capacitors ( $2.2\mu$ F to  $6.8\mu$ F) should be tantalum for better high frequency and pulse performance.

e) **Choose low resistor values** to minimize the time constant set by the resistor and its parasitic parallel capacitance. Good metal film or surface mount resistors have approximately 0.2pF parasitic parallel capacitance. For resistors >  $1.5k\Omega$ , this adds a pole and/or zero below 500MHz.

Make sure that the output loading is not too heavy. The recommended  $750\Omega$  feedback resistor is a good starting point in your design.

f) Use short direct traces to other wideband devices on the board. Short traces act as a lumped capacitive load. Wide traces (50 to 100 mils) should be used. Estimate the total capacitive load at the output, and use the series isolation resistor recommended in the  $R_s$  vs Capacitive Load plot. Parasitic loads < 2pF may not need the isolation resistor.

g) When long traces are necessary, use transmission line design techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A  $50\Omega$  transmission line is not required on board—a higher characteristic impedance will help reduce output loading. Use a matching series resistor at the output of the op amp to drive a transmission line, and a matched load resistor at the other end to make the line appear as a resistor. If the 6dB of attenuation that the matched load produces is not acceptable, and the line is not too long, use the series resistor at the source only. This will isolate the op amp output from the reactive load presented by the line, but the frequency response will be degraded.

Multiple destination devices are best handled as separate transmission lines, each with its own series source and shunt load terminations. Any parasitic impedances acting on the terminating resistors will alter the transmission line match, and can cause unwanted signal reflections and reactive loading.

h) **Do not use sockets** for high speed parts like the OPA689. The additional lead length and pin-to-pin capacitance introduced by the socket creates an extremely troublesome parasitic network. Best results are obtained by soldering the part onto the board. If socketing for DIP prototypes is desired, high frequency flush mount pins (e.g., McKenzie Technology #710C) can give good results.

### **POWER SUPPLIES**

The OPA689 is nominally specified for operation using either  $\pm 5V$  supplies or a single +5V supply. The maximum specified total supply voltage of 13V allows reasonable tolerances on the supplies. Higher supply voltages can break down internal junctions, possibly leading to catastrophic failure. Single supply operation is possible as long as common mode voltage constraints are observed. The common mode input and output voltage specifications can be interpreted as a required headroom to the supply voltage. Observing this input and output headroom requirement will allow design of non-standard or single supply operation circuits. Figure 2 shows one approach to single-supply operation.



#### ESD PROTECTION

ESD damage is known to damage MOSFET devices, but any semiconductor device is vulnerable to ESD damage. This is particularly true for very high speed, fine geometry processes.

ESD damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, ESD handling precautions are required when handling the OPA689.

### **OUTPUT LIMITERS**

The output voltage is linearly dependent on the input(s) when it is between the limiter voltages  $V_H$  (pin 8) and  $V_L$  (pin 5). When the output tries to exceed  $V_H$  or  $V_L$ , the corresponding limiter buffer takes control of the output voltage and holds it at  $V_H$  or  $V_L$ .

Because the limiters act on the output, their accuracy does not change with gain. The transition from the linear region of operation to output limiting is sharp—the desired output signal can safely come to within 30mV of  $V_{\rm H}$  or  $V_{\rm L}$ . Distortion performance is also good over the same range.

The limiter voltages can be set to within 0.7V of the supplies  $(V_L \ge -V_S + 0.7V, V_H \le +V_S - 0.7V)$ . They must also be at least 200mV apart  $(V_H - V_L \ge 0.2V)$ .

When pins 5 and 8 are left open,  $V_H$  and  $V_L$  go to the Default Voltage Limit; the minimum values are in the spec table. Looking at Figure 7 for the zero bias current case will show the expected range of ( $V_S$  – default limit voltages) = headroom).

When the limiter voltages are more than 2.1V from the supplies ( $V_L \ge -V_S + 2.1V$  or  $V_H \le +V_S - 2.1V$ ), you can use simple resistor dividers to set  $V_H$  and  $V_L$  (see Figure 1). Make sure you include the Limiter Input Bias Currents (Figure 7) in the calculations (i.e.,  $I_{VL} \approx -50\mu A$  out of pin 5, and  $I_{VH} \approx +50\mu A$  out of pin 8). For good limiter voltage accuracy, run at least 1mA quiescent bias current through these resistors.



FIGURE 7. Limiter Bias Current vs Limiter Voltage.

When the limiter voltages need to be within 2.1V of the supplies ( $V_L \leq -V_S + 2.1V$  or  $V_H \geq +V_S - 2.1V$ ), use low impedance voltage sources to set  $V_H$  and  $V_L$  to minimize errors due to bias current uncertainty. This will typically be the case for single supply operation ( $V_S = +5V$ ). Figure 2 runs 2.5mA through the resistive divider that sets  $V_H$  and  $V_L$ . This keeps errors due to  $I_{VH}$  and  $I_{VL} < \pm 1\%$  of the target limit voltages.

The limiters' DC accuracy depends on attention to detail. The two dominant error sources can be improved as follows:

- Power supplies, when used to drive resistive dividers that set V<sub>H</sub> and V<sub>L</sub>, can contribute large errors (e.g., (5%). Using a more accurate source, or bypassing pins 5 and 8 with good capacitors, will improve limiter PSRR.
- The resistor tolerances in the resistive divider can also dominate. Use 1% resistors.

Other error sources also contribute, but should have little impact on the limiters' DC accuracy:

- Reduce offsets caused by the Limiter Input Bias Currents. Select the resistors in the resistive divider(s) as described above.
- Consider the signal path DC errors as contributing to the uncertainty in the useable output range.
- The Limiter Offset Voltage only slightly degrades the limiter accuracy.

Figure 8 shows how the limiters affect distortion performance. Virtually no degradation in linearity is observed for output voltages swinging right up to the limiter voltages.



FIGURE 8. Linearity Guardband.

### OFFSET VOLTAGE ADJUSTMENT

The circuit in Figure 9 allows offset adjustment without degrading offset drift with temperature. Use this circuit with caution since power supply noise can inadvertently couple into the op amp.

Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the resistance seen by both DC Input Bias Currents by using  $R_3$ . This minimizes the output offset voltage caused by the Input Bias Currents.



FIGURE 9. Offset Voltage Trim.

#### **OUTPUT DRIVE**

The OPA689 has been optimized to drive  $500\Omega$  loads, such as A/D converters. It still performs very well driving  $100\Omega$  loads. This makes the OPA689 an ideal choice for a wide range of high frequency applications.

Many high speed applications, such as driving A/D converters, require op amps with low output impedance. As shown in the *Output Impedance vs Frequency* performance curve, the OPA689 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain decreases with frequency.

#### THERMAL CONSIDERATIONS

The OPA689 will not require heat-sinking under most operating conditions. Maximum desired junction temperature will set a maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed 175°C. The total internal power dissipation ( $P_D$ ) is the sum of quiescent power ( $P_{DQ}$ ) and the additional power dissipated in the output stage ( $P_{DL}$ ) while delivering load power.  $P_{DQ}$  is simply the specified no-load supply current times the total supply voltage across the part.  $P_{DL}$  depends on the required output signals and loads. For a grounded resistive load, and equal bipolar supplies, it is at a maximum when the output is at 1/2 either supply voltage. In this condition,  $P_{DL} = V_S^{2/}(4R_L)$  where  $R_L$  includes the feedback network loading. Note that it is the power in the output stage, and not in the load, that determines internal power dissipation.

The operating junction temperature is:  $T_J = T_A + P_D \theta_{JA}$ , where  $T_A$  is the ambient temperature.

For example, the maximum  $T_J$  for a OPA689U with G = +6, R<sub>FB</sub> = 750 $\Omega$ , R<sub>L</sub> = 100 $\Omega$ , and  $\pm V_S = \pm 5V$  at the maximum  $T_A = +85^{\circ}C$  is calculated this way:

$$P_{DQ} = (10V \cdot 20mA) = 200mW$$
$$P_{DL} = \frac{(5V)^2}{4 \cdot (100\Omega \mid\mid 850\Omega)}$$
$$P_{D} = 200mW + 70mW = 270mW$$
$$T_{1} = 85^{\circ}C + 270mW \cdot 125^{\circ}C/W = 119^{\circ}C$$

#### **CAPACITIVE LOADS**

Capacitive loads, such as flash A/D converters, will decrease the amplifier's phase margin, which may cause peaking or oscillations. Capacitive loads  $\geq$  1pF should be isolated by connecting a small resistor in series with the output as shown in Figure 10. Increasing the gain from +6 will improve the capacitive drive capabilities due to increased phase margin.



FIGURE 10. Driving Capacitive Loads.

In general, capacitive loads should be minimized for optimum high frequency performance. The capacitance of coax cable (29pF/foot for RG-58) will not load the amplifier when the coaxial cable, or transmission line, is terminated in its characteristic impedance.

**OPA689** 

### FREQUENCY RESPONSE COMPENSATION

The OPA689 is internally compensated to be stable at a gain of +4, and has a nominal phase margin of  $60^{\circ}$  at a gain of +6. Phase margin and peaking improve at higher gains. Recall that an inverting gain of -5 is equivalent to a gain of +6 for bandwidth purposes (i.e., noise gain = 6).

Standard external compensation techniques work with this device. For example, in the inverting configuration, the bandwidth may be limited without modifying the inverting gain by placing a series RC network to ground on the inverting node. This has the effect of increasing the noise gain at high frequencies, which limits the bandwidth.

To maintain a large bandwidth at high gains, cascade several op amps.

In applications where a large feedback resistor is required, such as photodiode transimpedance amplifier, the parasitic capacitance from the inverting input to ground causes peaking or oscillations. To compensate for this effect, connect a small capacitor in parallel with the feedback resistor. The bandwidth will be limited by the pole that the feedback resistor and this capacitor create. In other high gain applications, use a three resistor "Tee" network to reduce the RC time constants set by the parasitic capacitances. Be careful to not increase the noise generated by this feedback network too much.

### PULSE SETTLING TIME

The OPA689 is capable of an extremely fast settling time in response to a pulse input. Frequency response flatness and phase linearity are needed to obtain the best settling times. For capacitive loads, such as an A/D converter, use the

recommended  $R_S$  in the  $R_S$  vs Capacitive Load plot. Extremely fine scale settling (0.01%) requires close attention to ground return current in the supply decoupling capacitors.

The pulse settling characteristics when recovering from overdrive are very good.

### DISTORTION

The OPA689's distortion performance is specified for a  $500\Omega$  load, such as an A/D converter. Driving loads with smaller resistance will increase the distortion as illustrated in Figure 11. Remember to include the feedback network in the load resistance calculations.



FIGURE 11. 5MHz Harmonic Distortion vs Load Resistance.





www.ti.com

### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
OPA689P	OBSOLETE	PDIP	Р	8	TBD	Call TI	Call TI
OPA689U	OBSOLETE	SOIC	D	8	TBD	Call TI	Call TI
OPA689U/2K5	OBSOLETE	SOIC	D	8	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **OTHER QUALIFIED VERSIONS OF OPA689 :**

Military: OPA689M

NOTE: Qualified Version Definitions:

• Military - QML certified for Military and Defense Applications

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated