



ELECTRONICS, INC.
44 FARRAND STREET
BLOOMFIELD, NJ 07003
(973) 748-5089
<http://www.nteinco.com>

NTE74LS373 Integrated Circuit TTL– Octal D-Type Latch with 3–State Outputs

Description:

The NTE74LS373 is an octal D-type latch in a 20-Lead DIP type package that features three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provides the capability of being connected directly to and driving the bus lines in a bus-organized system without the need for interface or pull-up components. The NTE74LS373 is particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches are transparent D-type latches meaning that while the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

Features:

- 8 Latches in a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel-Access for Loading
- Buffered Control Inputs

Absolute Maximum Ratings: (Note 1)

Supply Voltage, V_{CC}	7V
Input Voltage, V_{IN}	7V
Off-State Output Voltage, V_{OZ}	5.5V
Operating Temperature Range, T_A	0°C to +70°C
Storage Temperature Range, T_{stg}	-65°C to +150°C

Note 1. Unless otherwise specified, all voltages are referenced to GND.

Recommended Operating Conditions:

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
High-Level Output Voltage	V _{OH}	—	—	5.5	V
High-Level Output Current	I _{OH}	—	—	-2.6	mA
Low Level Output Current	I _{OL}	—	—	24	mA
Pulse Duration CLK High	t _w	15	—	—	ns
CLK Low		15	—	—	ns
Data Setup Time	t _{su}	5↓	—	—	ns
Data Hold Time	t _h	20↓	—	—	ns
Operating Temperature Range	T _A	0	—	+70	°C

Electrical Characteristics: (Note 2, Note 3)

Parameter	Symbol	Test Conditions		Min	Typ	Max	Unit
High Level Input Voltage	V _{IH}			2	—	—	V
Low Level Input Voltage	V _{IL}			—	—	0.8	V
Input Clamp Voltage	V _{IK}	V _{CC} = MIN, I _I = -18mA		—	—	-1.5	V
High Level Output Voltage	V _{OH}	V _{CC} = MIN, V _{IH} = 2V, V _{IL} = MAX, I _{OH} = MAX		2.4	3.1	—	V
Low Level Output Voltage	V _{OL}	V _{CC} = MIN, V _{IH} = 2V, V _{IL} = MAX		I _{OL} = 12mA	—	0.25	0.4
				I _{OL} = MAX	—	0.35	0.5
Off-State Output Current	I _{OZ}	V _{CC} = MAX, V _{IH} = 2V, V _{IL} = MAX		V _O = 2.7V	—	—	20
				V _O = 0.4V	—	—	-20
Input Current	I _I	V _{CC} = MAX, V _I = 7V		—	—	0.1	mA
High Level Input Current	I _{IH}	V _{CC} = MAX, V _I = 2.7V		—	—	20	μA
Low Level Input Current	I _{IL}	V _{CC} = MAX, V _I = 0.4V		—	—	-0.4	mA
Short-Circuit Output Current	I _{os}	V _{CC} = MAX, Note 4		-30	—	-130	mA
Supply Current	I _{cc}	V _{CC} = MAX, Output Control = 4.5V		—	24	40	mA

Note 2. For conditions shown as MIN or MAX, use the appropriate value specified under "Recommended Operation Conditions".

Note 3. All typical values are at V_{CC} = 5V, T_A = +25°C.

Note 4. Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

AC Electrical Characteristics: (V_{CC} = 5V, T_A = +25°C unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Typ	Max	Unit
Propagation Delay Time (Data Input to Any Q Output)	t _{PLH}	C _L = 45pF, R _L = 667Ω		—	12	18	ns
	t _{PHL}			—	12	18	ns
Propagation Delay Time (Clock or Enable Input to Any Q Output)	t _{PLH}			—	20	30	ns
	t _{PHL}			—	18	30	ns
Output Enable Time (Output Control Input to Any Q Output)	t _{PZH}	C _L = 5pF, R _L = 667Ω		—	15	28	ns
	t _{PZL}			—	25	36	ns
Output Disable Time (Output Control Input to Any Q Output)	t _{PHZ}			—	15	25	ns
	t _{PLZ}			—	12	20	ns

Function Table:

Output Enable	Enable Latch	D	Output
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

Pin Connection Diagram

