ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

3.3 V 18-bit universal bus transceiver; 3-state

Rev. 03 - 29 May 2006

Product data sheet

1. General description

The 74LVT16500A is a high-performance BiCMOS product designed for V_{CC} operation at 3.3 V.

This device is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CPAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CPAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses \overline{OEBA} , LEBA and \overline{CPBA} . The output enables are complimentary (OEAB is active HIGH, and \overline{OEBA} is active LOW).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

2. Features

- 18-bit bidirectional bus interface
- 3-state buffers
- Output capability: +64 mA and –32 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-state
- No bus current loading when output is tied to 5 V bus
- Negative edge-triggered clock inputs
- Latch-up protection:
 - JESD78: exceeds 500 mA
- ESD protection:
 - MIL STD 883 Method 3015: exceeds 2000 V
 - CDM JESD22-C101-C exceeds 1000 V

PHILIPS

3.3 V 18-bit universal bus transceiver; 3-state

3. Ordering information

Table 1. Ordering information								
Type number	Package							
	Temperature range	Name	Description	Version				
74LVT16500ADGG	–40 °C to +85 °C	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1				
74LVT16500ADL	–40 °C to +85 °C	SSOP56	plastic shrink small outline package; 56 leads; body width 7.5 mm	SOT371-1				

4. Functional diagram



3.3 V 18-bit universal bus transceiver; 3-state



3.3 V 18-bit universal bus transceiver; 3-state

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
OEAB	1	A-to-B output enable input
LEAB	2	A-to-B latch enable input
A0	3	data input/output A0
GND	4	ground (0 V)
A1	5	data input/output A1
A2	6	data input/output A2
V _{CC}	7	supply voltage

3.3 V 18-bit universal bus transceiver; 3-state

Table 2.	Pin description	.continued
Symbol	Pin	Description
A3	8	data input/output A3
A4	9	data input/output A4
A5	10	data input/output A5
GND	11	ground (0 V)
A6	12	data input/output A6
A7	13	data input/output A7
A8	14	data input/output A8
A9	15	data input/output A9
A10	16	data input/output A10
A11	17	data input/output A11
GND	18	ground (0 V)
A12	19	data input/output A12
A13	20	data input/output A13
A14	21	data input/output A14
V _{CC}	22	supply voltage
A15	23	data input/output A15
A16	24	data input/output A16
GND	25	ground (0 V)
A17	26	data input/output A17
OEBA	27	B-to-A output enable input (active LOW)
LEBA	28	B-to-A latch enable input
GND	29	ground (0 V)
CPBA	30	B-to-A clock input (active falling edge)
B17	31	data input/output B17
GND	32	ground (0 V)
B16	33	data input/output B16
B15	34	data input/output B15
V _{CC}	35	supply voltage
B14	36	data input/output B14
B13	37	data input/output B13
B12	38	data input/output B12
GND	39	ground (0 V)
B11	40	data input/output B11
B10	41	data input/output B10
B9	42	data input/output B9
B8	43	data input/output B8
B7	44	data input/output B7
B6	45	data input/output B6
GND	46	ground (0 V)
B5	47	data input/output B5
B4	48	data input/output B4

3.3 V 18-bit universal bus transceiver; 3-state

Symbol B3	Pin	Description
B3		
	49	data input/output B3
V _{CC}	50	supply voltage
B2	51	data input/output B2
B1	52	data input/output B1
GND	53	ground (0 V)
B0	54	data input/output B0
CPAB	55	A-to-B clock input (active falling edge)
GND	56	ground (0 V)

6. Functional description

Table 3. Function table	e[1]
-------------------------	------

Operating mode	Control			Input	Internal	Output
	OEAB	LEAB	CPAB	An	register	Bn
	OEBA	LEBA	СРВА	Bn		An
disabled	L	Н	Х	Х	Х	Z
disabled, latch data	L	\downarrow	Х	h	Н	Z
disabled, latch data	L	\downarrow	Х	I	L	Z
disabled, hold data	L	L	H or L	Х	NC	Z
disabled, clock data	L	L	\downarrow	h	Н	Z
disabled, clock data	L	L	\downarrow	I	L	Z
transparent	Н	Н	Х	Н	Н	Н
transparent	Н	Н	Х	L	L	L
latch data and display	Н	\downarrow	Х	h	Н	Н
latch data and display	Н	\downarrow	Х	I	L	L
clock data and display	Н	L	\downarrow	h	Н	Н
clock data and display	Н	L	\downarrow	I	L	L
hold data and display	Н	L	H or L	Х	Н	Н
hold data and display	Н	L	H or L	Х	L	L

[1] H = HIGH voltage level;

h = HIGH voltage level one setup time prior to the enable or clock transition;

L = LOW voltage level;

I = LOW voltage level one setup time prior to the enable or clock transition;

NC = no change;

X = don't care;

Z = high-impedance OFF-state;

 \downarrow = HIGH-to-LOW enable or clock transition.

3.3 V 18-bit universal bus transceiver; 3-state

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

	,					
Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+4.6	V
VI	input voltage		[1]	-0.5	+7.0	V
Vo	output voltage	output in OFF-state or HIGH-state	[1]	-0.5	+7.0	V
I _{IK}	input clamping current	V ₁ < 0 V		-	-50	mA
I _{OK}	output clamping current	V _O < 0 V		-	-50	mA
l _O	output current	output in LOW-state		-	128	mA
		output in HIGH-state		-	-64	mA
T _{stg}	storage temperature			-65	+150	°C
Tj	junction temperature		[2]	-	150	°C

[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		2.7	-	3.6	V
VI	input voltage		0	-	5.5	V
V _{IH}	HIGH-level input voltage		2.0	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.8	V
I _{OH}	HIGH-level output current		-	-	-32	mA
I _{OL}	LOW-level output current	none	-	-	32	mA
		current duty cycle \leq 50 %; $f_i \geq$ 1 kHz	-	-	64	mA
$\Delta t / \Delta V$	input transition rise and fall rate	outputs enabled	-	-	10	ns/V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C

3.3 V 18-bit universal bus transceiver; 3-state

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Мах	Uni
T _{amb} = -	40 °C to 85 °C <u>[1]</u>					
V _{IK}	input clamping voltage	$V_{CC} = 2.7 \text{ V}; I_{IK} = -18 \text{ mA}$	-	-0.85	-1.2	V
V _{OH}	HIGH-level output voltage	V_{CC} = 2.7 V to 3.6 V; I_{OH} = $-100 \ \mu A$	$V_{CC} - 0.2$	2 V _{CC}	-	V
		$V_{CC} = 2.7 \text{ V}; I_{OH} = -8 \text{ mA}$	2.4	2.55	-	V
		$V_{CC} = 3.0 \text{ V}; I_{OH} = -32 \text{ mA}$	2.0	2.3	-	V
V _{OL}	LOW-level output voltage	$V_{CC} = 2.7 V$				
		I _{OL} = 100 μA	-	0.07	0.2	V
		I _{OL} = 24 mA	-	0.3	0.5	V
		$V_{CC} = 3.0 V$				
		I _{OL} = 16 mA	-	0.25	0.4	V
		I _{OL} = 32 mA	-	0.3	0.5	V
		I _{OL} = 64 mA	-	0.36	0.55	V
V _{RST}	power-up output low voltage	V_{CC} = 3.6 V; I _O = 1 mA; V _I = V _{CC} or GND	[2] _	0.1	0.55	V
ILI	input leakage current					
	control pins	V_{CC} = 3.6 V; V_I = V_{CC} or GND	-	0.1	±1	μA
		$V_{CC} = 0 \text{ V or } 3.6 \text{ V}; \text{ V}_{I} = 5.5 \text{ V}$	-	0.1	10	μA
	I/O data pins	V _{CC} = 3.6 V	[3]			
		V _I = 5.5 V	-	1.0	20	μA
		$V_I = V_{CC}$	-	0.1	10	μΑ
		$V_{I} = 0 V$	-	+0.1	-5	μA
I _{OFF}	power-off leakage current	V_{CC} = 0 V; V ₁ or V ₀ = 0 V to 4.5 V	-	1.0	±100	μΑ
I _{HOLD}	bus hold current data input	$V_{CC} = 3 V$	<u>[4]</u>			
		V _I = 0.8 V	75	130	-	μΑ
		V _I = 2.0 V	-75	-130	-	μΑ
		$V_{I} = 0 V \text{ to } 3.6 V; V_{CC} = 3.6 V$	±500	-	-	μA
I _{EX}	external current into output	output in the HIGH-state when V _O > V _{CC} ; V _O = 5.5 V; V _{CC} = 3.0 V	-	50	125	μA
I _{O(pu/pd)}	power-up/power-down output current	$V_{CC} \leq$ 1.2 V; V_O = 0.5 V to $V_{CC};$ V_I = GND or $V_{CC};$ OEAB or \overline{OEBA} don't care	<u>[5]</u>	40	±100	μΑ
l _{cc}	quiescent supply current	V_{CC} = 3.6 V; V_{I} = GND or $V_{CC};I_{O}$ = 0 A				
		outputs HIGH-state	-	0.07	0.12	mA
		outputs LOW-state	-	4	6	mA
		outputs disabled	<u>[6]</u>	0.07	0.12	mA

3.3 V 18-bit universal bus transceiver; 3-state

	, 0 ,	voltages are referenced to GND (ground = 0 \	,			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ΔI_{CC}	additional quiescent supply current	per input pin; V_{CC} = 3 V to 3.6 V; one input at V_{CC} - 0.6 V; other inputs at V_{CC} or GND	<u>[7]</u> -	0.1	0.2	mA
Ci	input capacitance	control pins; $V_I = 0 V \text{ or } 3.0 V$	-	3	-	pF
C _{io}	input/output capacitance	I/O pins; $V_{I/O} = 0$ V or 3.0 V	-	9	-	pF

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V)

[1] Typical values are at V_{CC} = 3.3 V and T_{amb} = 25 °C.

[2] For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

[3] Unused pins at V_{CC} or GND.

[4] This is the bus hold overdrive current required to force the input to the opposite logic state.

- [5] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From V_{CC} = 1.2 V to V_{CC} = 3.0 V \pm 0.3 V a transition time of 100 μ s is permitted. This parameter is valid for T_{amb} = 25 °C only.
- [6] I_{CC} is measured with outputs pulled to V_{CC} or GND.
- [7] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

10. Dynamic characteristics

Table 7.Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 11.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC} = 2.7 V$; T _{amb} = –40 °C to 85 °C					
t _{PLH}	propagation delay					
	An to Bn or Bn to An	see Figure 5	-	-	5.4	ns
	$\overline{\text{CPAB}}$ to Bn or $\overline{\text{CPBA}}$ to An	see Figure 6	-	-	6.4	ns
	LEAB to Bn or LEBA to An	see Figure 7	-	-	6.4	ns
t _{PHL}	propagation delay					
	An to Bn or Bn to An	see Figure 5	-	-	5.4	ns
	CPAB to Bn or CPBA to An	see Figure 6	-	-	6.4	ns
	LEAB to Bn or LEBA to An	see Figure 7	-	-	6.4	ns
t _{PZH}	output enable time to HIGH-level	see Figure 8	-	-	5.5	ns
t _{PZL}	output enable time to LOW-level	see Figure 9	-	-	5.2	ns
t _{PHZ}	output disable time from HIGH-level	see Figure 8	-	-	6.3	ns
t _{PLZ}	output disable time from LOW-level	see Figure 9	-	-	5.6	ns
t _{su(H)}	setup time HIGH					
	An to CPAB or Bn to CPBA	see Figure 10	2.5	-	-	ns
	An to LEAB with CPAB LOW or Bn to LEBA with CPBA LOW	see Figure 10	2.2	-	-	ns
	An to LEAB with CPAB HIGH or Bn to LEBA with CPBA HIGH	see Figure 10	2.7	-	-	ns

3.3 V 18-bit universal bus transceiver; 3-state

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 11.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
su(L)	setup time LOW					
	An to CPAB or Bn to CPBA	see Figure 10	2.5	-	-	ns
	An to LEAB with CPAB LOW or Bn to LEBA with CPBA LOW	see Figure 10	2.2	-	-	ns
	An to LEAB with CPAB HIGH or Bn to LEBA with CPBA HIGH	see Figure 10	2.7	-	-	ns
h(H)	hold time HIGH					
()	An to \overline{CPAB} or Bn to \overline{CPBA}	see Figure 10	0	-	-	ns
	An to LEAB or Bn to LEBA	see Figure 10	0	-	-	ns
h(L)	hold time LOW					
	An to \overline{CPAB} or Bn to \overline{CPBA}	see Figure 10	0	-	-	ns
	An to LEAB or Bn to LEBA	see Figure 10	0	-	-	ns
WH	pulse width HIGH					
	CPAB or CPBA	see Figure 6	1.5	-	-	ns
	LEAB or LEBA	see Figure 7	1.5	-	-	ns
WL	pulse width LOW					
	CPAB or CPBA	see Figure 6	1.5	-	-	ns
/ _{CC} = 3.0 V	′ ± 0.3 V; T _{amb} = −40 °C to 85 °C[1]					
PLH	propagation delay					
	An to Bn or Bn to An	see Figure 5	0.5	1.9	4.2	ns
	CPAB to Bn or CPBA to An	see Figure 6	1.0	3.2	5.4	ns
	LEAB to Bn or LEBA to An	see Figure 7	1.0	2.4	5.4	ns
PHL	propagation delay					
	An to Bn or Bn to An	see Figure 5	0.5	1.9	4.2	ns
	CPAB to Bn or CPBA to An	see Figure 6	1.0	3.2	5.4	ns
	LEAB to Bn or LEBA to An	see Figure 7	1.0	2.9	5.4	ns
PZH	output enable time to HIGH-level	see Figure 8	1.0	2.4	4.8	ns
PZL	output enable time to LOW-level	see Figure 9	1.0	2.2	4.8	ns
PHZ	output disable time from HIGH-level	see Figure 8	1.0	2.8	5.8	ns
PLZ	output disable time from LOW-level	see Figure 9	1.0	3.2	5.2	ns
su(H)	setup time HIGH					
	An to CPAB or Bn to CPBA	see Figure 10	2.4	1.0	-	ns
	An to LEAB with CPAB LOW or Bn to LEBA with CPBA LOW	see Figure 10	2.3	0.9	-	ns
	An to LEAB with CPAB HIGH or Bn to LEBA with CPBA HIGH	see Figure 10	2.4	0.9	-	ns
su(L)	setup time LOW					
	An to CPAB or Bn to CPBA	see Figure 10	2.4	0.7	-	ns
	An to LEAB with CPAB LOW or Bn to LEBA with CPBA LOW	see Figure 10	2.3	0.9	-	ns
	An to LEAB with CPAB HIGH or Bn to LEBA with CPBA HIGH	see Figure 10	2.4	0.8	-	ns

3.3 V 18-bit universal bus transceiver; 3-state

Voltages ar	e referenced to GND (ground = 0 V); i	for test circuit see <mark>Figu</mark>	<u>ıre 11</u> .			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{h(H)}	hold time HIGH					
	An to \overline{CPAB} or Bn to \overline{CPBA}	see Figure 10	0	0	-	ns
	An to LEAB or Bn to LEBA	see Figure 10	0	0	-	ns
t _{h(L)}	hold time LOW					
	An to \overline{CPAB} or Bn to \overline{CPBA}	see Figure 10	0	0	-	ns
	An to LEAB or Bn to LEBA	see Figure 10	0	0	-	ns
t _{WH}	pulse width HIGH					
	CPAB or CPBA	see Figure 6	1.2	0.8	-	ns
	LEAB or LEBA	see Figure 7	1.2	0.8	-	ns
t _{WL}	pulse width LOW					
	CPAB or CPBA	see Figure 6	1.2	0.8	-	ns
f _{max}	maximum input clock frequency	see Figure 6	150	350	-	MHz

Dynamic characteristics ... continued Table 7.

[1] All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

11. Waveforms



74LVT16500A

3.3 V 18-bit universal bus transceiver; 3-state







74LVT16500A

3.3 V 18-bit universal bus transceiver; 3-state



001aaf036 Measurements points are given in <u>Table 8</u>. The shaded areas indicate when the input is permitted to change for predictable output performance. Fig 10. Data setup and hold times

Table 8. Measurement points					
Supply voltage	Input	Output			
	V _M	V _M	V _X	V _Y	
2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} – 0.3 V	
3.3 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} – 0.3 V	

0 V

3.3 V 18-bit universal bus transceiver; 3-state



Гab	le 9.	Test data	ł

Input			Load		V _{EXT}			
VI	fi	tw	t _r , t _f	CL	RL	t _{PHZ} , t _{PZH}	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}
2.7 V	\leq 10 MHz	500 ns	\leq 2.5 ns	50 pF	500 Ω	GND	6 V	open

14 of 19

74LVT16500A

3.3 V 18-bit universal bus transceiver; 3-state

12. Package outline



Fig 12. Package outline SOT364-1 (TSSOP56)

3.3 V 18-bit universal bus transceiver; 3-state



Fig 13. Package outline SOT371-1 (SSOP56)

3.3 V 18-bit universal bus transceiver; 3-state

13. Abbreviations

Table 10.	Abbreviations	
Acronym		Description
BiCMOS		Bipolar Complementary Metal Oxide Semiconductor
DUT		Device Under Test
ESD		ElectroStatic Discharge
TTL		Transistor-Transistor Logic

14. Revision history

Table 11.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVT16500A_3	20060529	Product data sheet	-	74LVT16500A_2		
Modifications:	 The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors 					
	 <u>Section 2 "Features"</u>: replaced JEDEC JC40.2 Std 17 with JESD78 					
	 Figure 3 "Logic diagram": corrected clock names and pin names 					
		namic characteristics": split 2 parameters with clock co		arameter 'An to LEAB or Bn		
74LVT16500A_2 (9397 750 03556)	19980219	Product specification	-	74LVT16500A_1		
74LVT16500A_1	19970612	Product specification	-	74LVT16500A		
74LVT16500A	19950320	Product specification	-	-		

3.3 V 18-bit universal bus transceiver; 3-state

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.semiconductors.philips.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Philips Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Philips Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, Philips Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Philips Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Philips Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a Philips Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Philips Semiconductors accepts no liability for inclusion and/or use of Philips Semiconductors products in such equipment or applications and therefore such inclusion and/or use is for the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Philips Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.semiconductors.philips.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Philips Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For additional information, please visit: http://www.semiconductors.philips.com

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

74LVT16500A

3.3 V 18-bit universal bus transceiver; 3-state

17. Contents

1	General description 1
2	Features 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning
5.2	Pin description 4
6	Functional description 6
7	Limiting values 7
8	Recommended operating conditions7
9	Static characteristics 8
10	Dynamic characteristics 9
11	Waveforms 11
12	Package outline 15
13	Abbreviations 17
14	Revision history 17
15	Legal information 18
15.1	Data sheet status 18
15.2	Definitions 18
15.3	Disclaimers
15.4	Trademarks 18
16	Contact information 18
17	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Koninklijke Philips Electronics N.V. 2006. All rights reserved.

For more information, please visit: http://www.semiconductors.philips.com. For sales office addresses, email to: sales.addresses@www.semiconductors.philips.com.

Date of release: 29 May 2006 Document identifier: 74LVT16500A_3

