

LD39300

Ultra low drop BICMOS voltage regulator

Datasheet - production data



Features

- 3 A guaranteed output current
- Ultra low dropout voltage (200 mV typ.
 @ 3 A load, 40 mV typ.
 @ 600 mA load)
- Very low quiescent current (1.2 mA typ.
 @ 3 A load, 1 µA max @ 25 °C in off mode)
- Logic-controlled electronic shutdown
- Current and thermal internal limit
- ± 1.5 % output voltage tolerance @ 25 °C
- Fixed and ADJ output voltages: 1.22 V, ADJ
- Temperature range: -40 to 125 °C
- Fast dynamic response to line and load changes
- Stable with ceramic capacitor
- Available in PPAK and DPAK

Applications

- Microprocessor power supply
- DSPs power supply
- Post regulators for switching power supplies
- High efficiency linear regulator

Description

The LD39300 is a fast ultra low drop linear regulator which operates from 2.5 V to 6 V input supply.

A wide range of output options are available. The low drop voltage, low noise, and low quiescent current make it suitable for low voltage microprocessor and memory applications. The device is developed on a BiCMOS process which allows low quiescent current operation independently of output load current.

Table 1: Device summary	/
-------------------------	---

Part nun	nber	Output voltore
DPAK	PPAK	Output voltage
LD39300DT12-R		1.22 V
	LD39300PT-R	ADJ from 1.22 to 5.0 V

This is information on a product in full production.

Contents

1	Diagran	n	3
2	Pin con	figuration	4
3	Typical	application circuits	5
4	Maximu	um ratings	7
5	Electric	al characteristics	8
6	Typical	performance characteristics	10
7	Applica	ntion notes	13
	7.1	External capacitors	13
	7.2	Input capacitor	13
	7.3	Output capacitor	13
	7.4	Thermal note	13
	7.5	Inhibit input operation	13
8	Packag	e information	14
	8.1	DPAK package information	14
	8.2	PPAK package information	17
	8.3	PPAK and DPAK packing information	19
9	Revisio	n history	21



1 Diagram





(*) Not present on ADJ versions.



2 Pin configuration





	Table 2: Pin description							
Pin N°		Symbol	Note					
PPAK								
5		V _{SENSE} /N.C.	For fixed versions: Not connected on PPAK					
5		ADJ	For adjustable version: error amplifier Input pin for V_{0} from 1.22 to 5.0 V $$					
2	1	Vı	LDO input voltage; V ₁ from 2.5 V to 6 V, $C_1 = 1 \ \mu F$ must be located at a distance of not more than 0.5" from input pin.					
4	3	Vo	LDO output voltage pins, with minimum $C_0 = 4.7 \ \mu F$ needed for stability (also refer to C_0 vs ESR stability chart)					
1		Vinh	Inhibit input voltage: ON MODE when $V_{INH} \ge 2 V$, OFF MODE when $V_{INH} \le 0.3 V$ (do not leave floating, not internally pulled down/up)					
3	2	GND	Common ground					
TAB GND		GND	Tab is connected to GND					

3 Typical application circuits

 C_I and C_O capacitors must be placed as close as possible to the IC pins.







57

Inhibit pin is not internally pulled down/up then it must not be left floating. It disables the device when connected to GND or to a positive voltage less than 0.3 V.

Figure 4: LD39300 adjustable version



Set R2 as close as possible to 4.7 K Ω .



DocID13160 Rev 3









4 Maximum ratings

Table 3: Absolute maximum ratings	Та	able 3:	Absolute	maximum	ratings
-----------------------------------	----	---------	----------	---------	---------

Symbol	Parameter	Value	Unit
Vi	DC input voltage	-0.3 to 6.5	V
V _{INH}	INHIBIT input voltage	out voltage -0.3 to V _I + 0.3 (6.5 V max)	
Vo	DC output voltage	-0.3 to V _I + 0.3 (6.5 V max)	
Vadj	ADJ pin voltage	ge -0.3 to V _I + 0.3 (6.5 V max)	
lo	Output current Internally limited		mA
PD	Power dissipation	Internally limited	mW
Tstg	Storage temperature range -50 to 150		°C
TOP	Operating junction temperature range	-40 to 125	°C



Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 4: Thermal data

Symbol	Parameter	PPAK	DPAK	Unit
R _{thJA}	Thermal resistance junction-ambient	100	100	°C/W
RthJC	Thermal resistance junction-case	8	8	°C/W



5 Electrical characteristics

 T_J = 25 °C, V_I = V_O +1 V, C_I = 1 $\mu F,~C_O$ = 4.7 $\mu F,~I_{LOAD}$ = 10 mA, V_{INH} = 2 V, unless otherwise specified.

Symbol	Parameter	Fable 5: Electrical character Parameter	Min.	Тур.	Max.	Unit	
Gymbol	i didilictei	i arameter		тур.	Max.	Onit	
Vı	Operating input voltage		2.5		6	V	
		$V_1 = V_0 + 1 V,$ $I_{LOAD} = 10 \text{ mA to 3 A}$	-1.5		1.5		
Vo	Output voltage tolerance	$V_{I} = V_{O} + 1 V \text{ to } 6 V,$ $I_{LOAD} = 10 \text{ mA to } 3 \text{ A}$ $T_{J} = -40 \text{ to } 125 \text{ °C}$	-3		3	% of $V_{O(NOM)}$	
V_{REF}	Reference voltage			1.22		V	
		$V_1 = V_0 + 1 V \text{ to } 6 V$		0.04		%	
ΔVo	Output voltage LINE regulation	$V_{I} = V_{O} + 1 V \text{ to } 6 V,$ $T_{J} = -40 \text{ to } 125 \text{ °C}$		0.1	0.2	%	
		$I_{LOAD} = 10 \text{ mA to 3 A}$		0.06			
$\Delta V_O / \Delta I_{LOAD}$	Output voltage LOAD regulation	$I_{LOAD} = 10 \text{ mA to 3 A}$ $T_{J} = -40 \text{ to } 125 \text{ °C}$		0.2	0.4	%/A	
	Dropout voltage (Vı - Vo)	I _{LOAD} = 600 mA, T _J = -40 to 125 °C		40	80		
Vdrop		I _{LOAD} = 3 A, T _J = -40 to 125 °C		200	400	mV	
	Quiescent current: ON MODE	$I_{LOAD} = 10 \text{ mA to 3 A},$ $V_{INH} = 2 \text{ V}$ $T_J = -40 \text{ to } 125 \text{ °C}$		1.2	2.5	mA	
lq	Quiescent current: OFF MODE	V _{INH} = 0.3 V			1		
		$V_{INH} = 0.3 V,$ $T_{J} = -40 \text{ to } 125 \text{ °C}$			5	μA	
Short-circui	t protection		_		-		
I _{SC}	Short circuit protection	R _L = 0		6		А	
Inhibit input	t						
Visio	Inhibit threshold LOW	V ₁ = 2.5 to 6 V OFF			0.3	V	
Vinh	Inhibit threshold HIGH	T _J = -40 to 125 °C	2			V	
$T_{D\text{-}OFF}$	Current limit	I _{LOAD} = 3 A, V _O = 3.3 V		20			
T _{D-ON}	Current limit	I _{LOAD} = 3 A, V _O = 3.3 V		20		μs	
l _{inh}	Inhibit input current ⁽¹⁾			±0.1	±1	μA	

Table	5: E	ectrical	characteristics

8/22



LD39300

Electrical characteristics

Symbol	Parameter	Parameter		Min.	Тур.	Max.	Unit	
AC parame	AC parameters							
		$V_1 = 4.5 \pm 1 V$,	f = 120 Hz		65			
SVR	Supply voltage rejection	Vo = 3.3 V, I _{LOAD} = 10 mA	f = 1 kHz		55		dB	
еn	Output noise voltage	$B_{W} = 10 \text{ Hz to } 100 \text{ kHz},$ $C_{O} = 4.7 \mu\text{F},$ $V_{O} = 2.5 \text{ V}$			100		μV _{RMS}	
T	Thermal shutdown OFF				170		*	
TSHDN	Hysteresis				10		°C	

Notes:

⁽¹⁾Guaranteed by design



6 Typical performance characteristics

(T_J = 25 °C, V_I = V_O+1 V, C_I = 1 $\mu F,$ C_O = 4.7 $\mu F,$ I_LOAD = 10 mA, V_{INH} = V_I, unless otherwise specified)









Typical performance characteristics







Typical performance characteristics

LD39300







DocID13160 Rev 3

7 Application notes

7.1 External capacitors

The LD39300 requires external capacitors for regulator stability. These capacitors must be selected to meet the requirements of minimum capacitance and equivalent series resistance (see *Figure 14: "Stability region vs C₀ and ESR"* and *Figure 15: "Stability region vs C₀ and ESR"* and *Figure 15: "Stability region vs C₀ and ESR"* and *Figure 15: "Stability region vs C₀ and ESR"* (low ESR zoom area)"). The input/output capacitors must be located less than 1cm from the relative pins and connected directly to the input/output ground pins using traces which have no other currents flowing through them. Any good quality of ceramic or electrolytic capacitors can be used.

7.2 Input capacitor

An input capacitor whose minimum value is $1 \,\mu$ F is required with the LD39300 (amount of capacitance can be increased without limit). This capacitor must be located a distance of not more than 1 cm from the input pin of the device and returned to a clean analog ground. Any good quality ceramic, tantalum or film capacitors can be used for this capacitor.

7.3 Output capacitor

It is possible to use Ceramic or Tantalum capacitors but the output capacitor must meet the requirement for minimum amount of capacitance and E.S.R. (equivalent series resistance) value. A minimum capacitance of 4.7 μ F is a good choice to guarantee the stability of the regulator. Anyway, other C₀ values can be used according to the (*Figure 14: "Stability region vs C*₀ and *ESR"* and *Figure 15: "Stability region vs C*₀ and *ESR (low ESR zoom area)"*) showing the allowable ESR range as a function of the output capacitance. This curve represents the stability region over the full temperature and I₀ range.

7.4 Thermal note

The output capacitor must maintain its ESR in the stable region over the full operating temperature range to assure stability. Also, capacitors tolerance and variation with temperature must be kept in consideration in order to assure the minimum amount of capacitance at all times.

7.5 Inhibit input operation

The inhibit pin can be used to turn OFF the regulator when pulled down, so drastically reducing the current consumption down to less than 1 μ A. When the inhibit feature is not used, this pin must be tied to V_I to keep the regulator output ON at all times. To assure proper operation, the signal source used to drive the inhibit pin must be able to swing above and below the specified thresholds listed in the electrical characteristics section (V_{IH} V_{IL}). The inhibit pin must not be left floating because it is not internally pulled down/up.



8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

8.1 DPAK package information





LD39300

Package information

			Package information			
	Table 6: DPAK	mechanical data				
Dim.	mm					
Dini.	Min.	Тур.	Max.			
A	2.20		2.40			
A1	0.90		1.10			
A2	0.03		0.23			
b	0.64		0.90			
b4	5.20		5.40			
С	0.45		0.60			
c2	0.48		0.60			
D	6.00		6.20			
D1		5.10				
E	6.40		6.60			
E1		4.70				
е		2.28				
e1	4.40		4.60			
н	9.35		10.10			
L	1.00		1.50			
(L1)		2.80				
L2		0.80				
L4	0.60		1.00			
R		0.20				
V2	0°		8°			







8.2 PPAK package information



Figure 21: PPAK package outline



Package information

Table 7: PPAK mechanical data				
Dim.	mm			
	Min.	Тур.	Max.	
A	2.2		2.4	
A1	0.9		1.1	
A2	0.03		0.23	
В	0.4		0.6	
B2	5.2		5.4	
С	0.45		0.6	
C2	0.48		0.6	
D	6		6.2	
D1		5.1		
E	6.4		6.6	
E1		4.7		
е		1.27		
G	4.9		5.25	
G1	2.38		2.7	
н	9.35		10.1	
L2		0.8	1	
L4	0.6		1	
L5	1			
L6		2.8		
R		0.20		
V2	0°		8°	





PPAK and DPAK packing information







Table 8: PPAK and DPAK tape and reel mechanical data

Таре			Reel			
Dim.	mm		Dim	r	mm	
	Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	A		330	
B0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Bas	se qty.	2500	
P1	7.9	8.1	Bul	lk qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				



9 Revision history

Table 9: Document revision history

Date	Revision	Changes
26-Jan-2007	1	Initial release.
04-Jun-2014	2	Updated Table 1: Device summary, Table 2: Pin description and Section 8: Package mechanical data. Added Section 9: Packaging mechanical data. Minor text changes.
22-Mar-2017	3	Updated features in cover page. Updated <i>Table 1: "Device summary"</i> and <i>Section 8: "Package information"</i> . Minor text changes.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

