

ZL30240 Dual Channel Precision Universal Clock Generator and NCO

Data Sheet

Ordering Information ZL30240LDG1 48 Pin QFN Tray ZL30240LDF1 48 Pin QFN Tape/Reel Matte Tin

> -40°C to +85°C Package size: 7 x 7 mm

Features

PLL

- Two independently programmable PLLs with ultra low jitter
- Supports integer, fractional and ratio modes
 - Ratio mode for flexible FEC rate support

Inputs

- Crystals, crystal oscillator or reference (singled ended or differential) inputs
 - Crystal Input range from 22 MHz to 54 MHz
 - Crystal oscillator or single-ended reference input from 22 MHz to 180 MHz
 - Differential reference input from 22 to 864 MHz

Configuration

- Generates clock signals at power-up per user defined custom configuration (factory programmable)
- Dynamically configurable via SPI and volatile configuration registers

Outputs

- Synthesizes four different frequencies simultaneously from two different PLLs
 - Up to 275 fs RMS jitter for integer mode
 - Up to 400 fs RMS jitter for fractional mode
- Each output is independently configurable to support LVDS, LVPECL, HCSL, LVCMOS
- Generates any output frequency from 12 MHz 914 MHz
- Generates output from either crystals, a crystal oscillator or reference
- NCO accuracy less than 0.1 ppb in fractional mode

Applications

- Clocks for NPUs, FPGAs, 10G CDRs, high-speed ADC, PCIe interface devices, Ethernet switches and PHYs
- Timing for optical, storage, networking and broadcast video applications





Table of Contents

1.0 Pin Diagram	5
2.0 Pin Description.	
3.0 Description	9
3.1 Input Configuration	9
3.2 Output Configuration	
3.2.1 Output Control Pins	
3.2.2 Output Electrical Format - (LVCMOS, LVDS, LVPECL, or HCSL)	
3.3 Reference Input	
3.4 Crystal Oscillator	
3.5 PLLs	
3.5.1 Integer Mode	
3.5.2 Fractional Mode	
3.6 Output Dividers	
3.7 Status Indicators	
3.8 Resets	
4.0 SPI Programming	
5.0 Register Map	
6.0 Detailed Register Map	
7.0 AC and DC Electrical Characteristics	
8.0 Performance Characteristics	7
9.0 Thermal Characteristics	
10.0 Mechanical Drawing	9

List of Figures

Figure 1 - Block Diagram	1
Figure 2 - Input Termination - LVCMOS.	9
Figure 3 - Input Termination - LVDS	10
Figure 4 - Input Termination - LVPECL AC coupled 1	0
Figure 5 - Input Termination - LVPECL DC coupled 1	11
Figure 6 - Input Termination - HCSL 1	11
Figure 7 - Output Enable/Disable	12
Figure 8 - Example SPI Read 1	16
Figure 9 - Read (opcode 2) cycle 1	16
Figure 10 - Write (opcode 1) cycle 1	17
Figure 11 - Switching Waveforms	33
Figure 12 - LVDS Output Load & Test Circuit	33
Figure 13 - LVCMOS Output Load & Test Circuit	34
Figure 14 - LVPECL Output Load & Test Circuit	34
Figure 15 - HCSL Output Loads & Test Circuits	34
Figure 16 - Serial Peripheral Interface Timing - Master Read (opcode 2) cycle	36
Figure 17 - Serial Peripheral Interface Timing - Master Write (opcode 1) cycle	36

List of Tables

Table 1 - Pin Description Image: Comparison of the second secon	5
Table 2 - Input modes	9
Table 3 - Output modes	12
Table 4 - Reference Input (In_p/In_n) Selection 1	13
Table 5 - Xtal_gain[2:0] Values. 1	13
Table 6 - Interpretation of S Parameter in Ratio Mode	14
Table 7 - SPI Operation Codes 1	16
Table 8 - Register Map. 1	18
Table 9 - Thermal Care	38

1.0 Pin Diagram



2.0 Pin Description

Pin Name	48 QFN Pin #	Name	Туре	Description	
In_p In_n	42 41	Input	INPUT Selectable	Input (singled ended or differential). Can be selected as the reference clock for PLL1, PLL2, and/or the Reference Clock Output. When not used for a single ended crystal oscillator, it can be differential with a DC bias provided by the In_VCM pin.	
In_VCM	40	Input Bias	DC	When In_p/In_n act as a differential input, this pin connects to the midpoint of the two 50 ohm internal termination resistors.	
XO1 XO2	39 38	Crystal Input 1	INPUT	External Crystal should be connected to these pins to drive the internal oscillator reference. This input can be used as the reference for PLL1, PLL2 and/or the Reference Clock Output	
XO3 XO4	46 45	Crystal Input 2	INPUT	External Crystal should be connected to these pins to drive the internal oscillator reference. This input can be used as the reference for PLL1, PLL2 and/or the Reference Clock Output.	

Table	1 -	Pin	Description
-------	-----	-----	-------------

Pin Name	48 QFN Pin #	Name	Туре	Description	
OUT1_p OUT1_n	2 3	Clock Output 1	OUTPUT Selectable ¹	Clock Output derived from PLL1. Supports frequencies up to the device maximum. When used in LVCMOS mode, OUT1_p is the active pin and OUT1_n is not used and is High-Z.	
OE1	15	Output Enable 1	INPUT LVCMOS	Output Enable for Clock Output 1. Active High, When the output is disabled, it places OUT1_p & OUT1_n into High-Z state. This pin is internally pulled-up to VDD through 75 kohms.	
OUT2_p OUT2_n	7 8	Clock Output 2	OUTPUT Selectable ¹	Clock Output derived from PLL1. Supports frequencies up to the device maximum. When used in LVCMOS mode, OUT2_p is the active pin. OUT2_n is not used and is High-Z.	
OE2	16	Output Enable 2	INPUT LVCMOS	Output Enable for Clock Output 2. Active High When the output is disabled, it places OUT2_p & OUT2_n into High-Z state. This pin is internally pulled-up to VDD through 75 kohms.	
OUT3_p OUT3_n	29 28	Clock Output 3	OUTPUT Selectable ¹	Clock Output derived from PLL2. Supports frequencies up to the device maximum. When used in LVCMOS mode, OUT3_p is the active pin and OUT3_n is not used and is High-Z.	
OE3	21	Output Enable 3	INPUT LVCOMS	Output Enable for Clock Output 3. Active High, When the output is disabled, it places OUT3_p & OUT3_n into High-Z state. This pin is internally pulled-up to VDD through 75 kohms.	
OUT4_p OUT4_n	34 33	Clock Output 4	OUTPUT Selectable ¹	Clock Output derived from PLL2. Supports frequencies up to the device maximum. When used in LVCMOS mode, OUT4_p is the active pin and OUT4_n is not used and is High-Z.	
OE4	22	Output Enable 4	INPUT LVCMOS	Output Enable for Clock Output 4. Active High, When the output is disabled, it places OUT4_p & OUT4_n into High-Z state. This pin is internally pulled-up to VDD through 75 kohms.	
RefOut_p RefOut_n	44 43	Reference Output	OUTPUT Selectable ¹	Reference Clock Output. Provides a copy of the Reference Input (or Crystal input) frequency.	

Table 1 - Pin Description

Pin Name	48 QFN Pin #	Name	Туре	Description	
OEREF	11	Output Enable for REFOUT	INPUT LVCMOS	Output Enable for Reference Output. Active High. When the output is disabled, it places RefOut_p & RefOut_n into High-Z state. This pin is internally pulled-up to VDD through 50 kohms.	
SCK	19	Serial Clock	INPUT LVCMOS	Clock Input for SPI control.	
SDI	20	Serial Data In	INPUT LVCMOS	Data Input for SPI control.	
SDO	17	Serial Data Out	OUTPUT LVCMOS	Data Output for SPI control.	
CSB	18	Chip Select	INPUT LVCMOS	Chip Select for SPI control. This pin is internally pulled-up to VDD through 75 kohms.	
FILTER1+ FILTER1-	13 14	PLL1 Filter	Analog	CP external Filter capacitor input and return for PLL1	
FILTER2+ FILTER2-	24 23	PLL2 Filter	Analog	CP external Filter capacitor input and return for PLL2	
PD1_b	26	Power Down 1 (Inverted)	INPUT LVCMOS	Active Low Power Down pin for PLL1. When active, PLL1 enters power down state; all outputs from PLL1 are disabled, High-Z. This pin is internally pulled-down to VSS through 50 kohms.	
VDD	47	Core Power	SUPPLY +Power	2.5 V or 3.3 V Power Supply for device core.	
VSS	10, 36	Device GND	-Power	Device GND	
VDDA1 VDDA2 VDDA3 VDDA4 VDDA5 VDDA6	5 12 25 31 37 48	Analog Power	SUPPLY +Power	2.5 V or 3.3 V Analog Power Supply	
VDDO1 VDDO2 VDDO3 VDDO4	4 6 30 32	Clock Output Power Supply	SUPPLY +Power	Respective Power Supply pins for individual Clock Outputs.	

Table 1 - Pin Description

Pin Name	48 QFN Pin #	Name	Туре	Description
VSSO1	1	Clock Output	-Power	Return path GND pins for respective Clock
VSSO2	9	GND's		Outputs
VSSO3	27			
VSSO4	35			

Table 1 - Pin Description

¹Selectable Pins can be programmed to support LVCMOS, LVDS, LVPECL or HCSL.

3.0 Description

The ZL30240 is a dual PLL clock generator with four programmable outputs. Two PLLs, each with either a crystal, crystal oscillator or external reference input frequency, produce up to four unique output frequencies. Each output can select between LVCMOS, LVDS, LVPECL, and HCSL. The input crystal is a low cost fundamental mode type, and the ZL30240 provides programmable gain and load capacitors for the crystal inputs. Alternatively, a multi-standard input reference can be used for either or both PLLs with a dedicated divider. The crystal or external reference frequency are also available as an output bypassing the PLLs for test purposes.

The PLLs operate independently, but may share the input reference. Three modes of operation can be selected: integer mode, fractional mode, and ratio mode. The integer mode provides lowest noise, and behaves like a conventional PLL with whole number dividers. This device will get integer mode performance even with 3 fractional bits in use allowing eights in the feedback divider without increasing the jitter. The fractional mode allows the feedback divider to have an 8 bit integer part and 28 bit fractional part, resulting in a frequency resolution of 0.1 ppb or better. Finally, the ratio mode offers frequency translation of an N + X/Y nature for frequency translation applications like SONET and OTN.

The PLLs have VCOs that operate between 3053 MHz and 3677 MHz. There are two output dividers on each PLL, with a range of 4 to 259. In order to prevent a "frequency hole" between 750.6 MHz and 777.5 MHz, a special divide by 4.5 mode is also included. Any output frequency between 12 MHz and 914 MHz can be produced on the differential output.

Additional features include loss of lock indicators and high speed SPI control. The ZL30240 has factory programmed defaults and may also be reconfigured through the SPI port.

3.1 Input Configuration

The In_p/In_n pins can take one of four modes.

Refmode [1:0]	Mode
00	LVCMOS
01	LVDS
10	LVPECL
11	HCSL

Table 2 - Input modes

For LVCMOS mode, the external components are shown in Figure 2.



Figure 2 - Input Termination - LVCMOS

For LVDS mode, the external components are shown in Figure 3.



Figure 3 - Input Termination - LVDS

For LVPECL mode, the external components are shown in Figure 4 for AC coupled and Figure 5 for DC coupled.



Figure 4 - Input Termination - LVPECL AC coupled



Figure 5 - Input Termination - LVPECL DC coupled

For HCSL mode, the external components are shown in Figure 6.



Figure 6 - Input Termination - HCSL

3.2 Output Configuration

There are five separate output buffers on the ZL30240. Each for the two PLLs has two outputs. The input frequency can also bypass the PLLs to an additional output buffer. All five buffers can be configured for LVCMOS, LVDS, LVPECL or HCSL. Each output has an output enable pin (OE), and each output may be enabled or disabled from this pin or a bit in the register set. For each output, the modes are defined in Table 3.

Out <i>n</i> Mode [1:0]	Mode
00	LVCMOS
01	LVDS
10	LVPECL



Each output is by default enabled or disabled by a logical AND of the OEn hardware pin value accessible in register 0x2 and one SPI bit. The logical behavior of all relevant bits are shown in Figure 7.



Figure 7 - Output Enable/Disable

3.2.1 Output Control Pins

The outputs are controlled by either a hardware OE pin or a OE register based on the value in the override bit in the register. The default values of the override bits are zeros, so the hardware pins control the outputs. When the hardware pin is enabled, the OE*n* SPI bit is read-only showing the current state of the related hardware pin.

The OE1, OE2, OE3 and OE4 pins have 75 k Ω pull-up resistors, while the OERef pin has a 50 k Ω pull-down resistor.

To disable the hardware pin control, the associated override bit can be set in SPI register 0x2. When the 'override' bit is set to '1', the external OE pin is ignored, and its value is no longer passed into register 0x2. Instead the value of the OEn bit in register 0x2 is used in its place, and can be set through the SPI. Under this configuration, both the override bit and OEn bit in register 0x2 must be set to '1' to enable the output.

When an output changes from disabled to enabled, there is an approximately 2 microsecond delay before it begins switching. During this delay, the outputs will settle to the appropriate DC levels according to the configured mode. After this initial delay, the outputs will begin switching with precise periods and no 'runt' pulses.

When an output changes from enabled to disabled, it will stop switching at the appropriate DC levels according to the configured mode. After it has stopped, the biases will be disabled and the output will be set to high impedance.

3.2.2 Output Electrical Format - (LVCMOS, LVDS, LVPECL, or HCSL)

The output format (mode) may be factory programmed and the output will operate in that mode at every power-up. In addition, the mode may be changed by writing the new value into register 0x4 via the SPI. Although all five output buffers are independent, the enables and modes may be programmed simultaneously.

Note that all of the output modes are differential except the LVCMOS mode. When LVCMOS is selected, the positive output pin has the LVCMOS signal, and the negative (inverting) output pin is high impedance. In LVCMOS mode, the output should be series terminated, or unterminated. Series termination consists of a 33 ohm resistor placed within 0.25 inches of the ZL30240 package. A 50 ohm transmission line driven with such a series termination will have reflections absorbed.

3.3 Reference Input

Two input references are available for the PLLs; a crystal oscillator which accepts standard crystals from 22 MHz to 54 MHz, and an external reference that may be supplied as a differential or single ended signal, and optionally, prescaled. Either reference may be utilized by either PLL through the internal selectors. Likewise, either reference may be selected for an optional output buffer that supports LVCMOS, LVDS, LVPECL or HCSL. Each PLL can select its input independently.

Register 0x2 contains the reference select control bits. Register 0x3 contains the configuration bits for the input reference buffer, prescaler, and reference output.

Three device pins are associated with the input signal: In_p, In_n and In_VCM. For differential signals, In_p and In_n are the signal and In_VCM is the terminating voltage. A LVCMOS single ended signal needs to be applied to In_p only. The input signal then goes through a reference divider.

Note that the noise properties of the PLL reference matter a great deal to the output noise. At offset frequencies below the PLL loop bandwidth, the PLL tracks and multiplies the reference phase noise. The crystal input offers a very low phase noise reference, ensuring the output phase noise near the carrier is low. When selecting the input reference, ensure the phase noise of the source is adequately low to meet the system noise requirements.

The reference divider is programmed via the refdiv[3:0] value in register 0x3; it divides by N+1 for a range of 1 to 16.

The ln_p/ln_n pins will accept LVCMOS, LVDS, LVPECL or HCSL signals. The register 0x3 bit 17, diff_ref_sel must be set to 0 to select LVCMOS, and 1 for any differential signal. When LVCMOS is selected, it is applied to ln_p.

diff_ref_sel	Reference_signal		
0	LVCMOS		
1	differential (LVDS, LVPECL or HCSL)		

Table 4 - Reference Input (In_p/In_n) Selection

The RefOut_p/RefOut_n pins may be used to buffer the prescaled input signal or crystal oscillator. Like the other outputs, it may be set to LVPECL, LVDS, HCSL, or LVCMOS formats. Register 0x3, bit 19, is the refmux_sel, which determines if the reference input signal or the crystal oscillator is provided on RefOut_p/RefOut_n.

3.4 Crystal Oscillator

The quartz crystal inputs (XO1/XO2 and XO3/XO4) accept standard 8-12pf AT cut crystals from 22 MHz to 54 MHz. Since the negative resistance required for such a spread of crystals varies considerably, a programmable gain is provided. Microsemi recomends the use of a gain of 5 or above to help ensure start-up in all conditions to aid in trimming the crystal, programmable on-chip load capacitors are available.

In general, for lowest phase noise, the highest frequency crystal, compatible with the applications cost and other requirements, should be used. If integer modes of PLL operation are possible, the crystal should be selected so that the multiplication is an integer value for lowest noise.

The gain of the crystal oscillator is set via 3 bits. Register 0x4, bit 15 is xtal_ftrim; set this bit if the crystal is 33 MHz or lower. Xtal_gain[2:0] are found in register 0x4, bits 10:8. The values in this register depend on the crystal load caps, ESR, and frequency value. Recommendations are given below. The xtal_gain should be the minimum value that insures startup at maximum temperature for the maximum ESR value of the crystal.

Crystal Frequency (MHz)	ESR=25	ESR=35	ESR=45	xtal=ftrim
22	0	1	3	1
27	1	2	4	1
33	2	3	5	1
34	1	2	3	0
39	2	3	4	0
44	3	4	5	0
49	4	5	6	0
54	5	6	7	0

Table 5 - Xtal_gain[2:0] Values

Crystal load capacitors should be on the PCB and the on-chip load capacitors can then be used to trim for component variation. Register 0x4, bits 14:12, xtal_cap[2:0] set the on-chip load capacitance. The value in xtal_cap can then be used to optimize the load. It is also acceptable to set xtal_cap to 0, and trim the crystal load with the PCB capacitors only.

3.5 PLLs

The two PLLs in the ZL30240 operate independently. Each PLL consists of an input reference frequency (which may be shared), a phase/frequency detector, loop filter, VCO, feedback divider, and two output dividers. The feedback divider can operate in three distinct modes: integer, fractional and ratio.

- The integer mode behaves like a traditional integer value PLL, where the feedback divisor is an integer. Due to the internal structure of this PLL, values divisible for 1/8 will give the same high performance as integer values.
- The fractional mode allows the feedback divider to take on a value of the form Qm.n, where m (the integer part) is 8 bits and n (the fractional part) is 28 bits.
- The ratio mode would typically be used for FEC (Forward Error Correction) rate translation. The feedback divider will take on values of the form A + (1/8)(B +C/D). In this mode, the C and D have 16 bit resolution.

For all modes, the relation of the input frequency (fin), output frequency (fout), feedback divider (fbdiv) and output divider (outdiv) is:

$$fout = \frac{fbdiv \times fin}{outdiv}$$

The VCO frequency is (*fout***outdiv*).

3.5.1 Integer Mode

Integer mode will provide the lowest possible phase noise. To operate in this mode, set S=0 in register 0x7 (PLL1) or 9 (PLL2). The integer part of the feedback value is placed in divval[35:28] in register 0x6 (PLL1) and register 0x8 (PLL2). Since the integer mode can take multiples of 1/8 without a degradation in phase noise, three more fractional bits may be programmed in divval[27:25], and still operate with high integer-like performance without adding modulator noise (M=0). In Q notation, Q8.3 numbers may be entered in divval[35:25] in integer mode. The remainder of the bits in divval should be set to 0.

3.5.2 Fractional Mode

The fractional mode allows Q8.28 numbers to be placed in divval In fractional mode, M must be set to 2 or the PLL will ignore the lower 25 fractional bits. S should be set to 0 to use all fractional mode bits in this mode.

3.5.3 Ratio Mode

The ratio mode is needed when frequency translation is required. This mode is triggered by setting the rational_mode bit to 1 in register 0x7 or 9 (bit 10) and setting M=2. It is recommended that S=0 in this mode.

The format of the feedback divider equation will change depending on the value of S. With the recommended S value of 0, it will have the form of A + (1/8)(B + C/D). A is put in divval[35:28] while B is placed in divval[27:25]. C is placed in divval[24:9] and the modulus[15:0] bits hold D. B may be 0 to 7. C and D are 16 bit values, where D must be greater than C.

Note that the modulus value is split with modulus[15:6] and modulus[5:0] which are found in different registers. For PLL1, modulus[5:0] is in register 0x6 (bits 9:4) and modulus[15:6] in register 0x7 (bits 9:0). For PLL2, modulus[5:0] is in register 0x8 (bits 9:4) and modulus[15:6] in register 0x7 (bits 9:0).

Value of S	Divider Value
0	A + (1/8)(B +C/D)
1	A + (1/4)(B +C/D)
2	A + (1/2)(B +C/D)
3	A + C/D

Other values of S will product the feedback divider values in Table 6.

Table 6 - Interpretation of S Parameter in Ratio Mode

3.6 Output Dividers

The VCO output is divided down to the required output frequency; there is one divider per output. The output dividers are found in register 5.

As a special case, for frequencies between 750 MHz and 778 MHz which cannot be accessed with divider of 4 or 5, a divider of 4.5 is provided. To divide by 4.5, set the out*n*_4p5. When this bit is set, the associated output divider will ignore the value in register 5 and divide by 4.5.

When the two PLLs are locked to the same output frequency, the phase of either output may be advanced or declined by 1/8 of the VCO period. Write a 1 to advance (register 7 or 9, bit 15), or decline (register 7 or 9, bit 11) to achieve a 1/8 VCO period change. When the two PLLs output the same frequency, this causes the relative phases to change. (The relative phases may be zeroed by the phase align bit in register 2.) The advance and decline phase operations work correctly even if the two PLLs operate at different frequencies.

In any case that the change to the feedback divider is small, i.e., a change in phase or a few ppm in frequency, the output frequencies will change smoothly with no sudden phase step. The change in the feedback divider will be instantaneous, but the VCO response will be smoothed by the loop filter. Thus any changes small enough not to cause lock disturbance will be smooth and continuous.

3.7 Status Indicators

The lock status of a PLL may be monitored via the pllx_lock bit in register 15, bit 21 or 23. A value of 1 indicates lock, and is the normal condition. A 0 indicates out of lock, or the absence of a reference (either input signal or crystal).

3.8 Resets

The ZL30240 does not need a reset after power is applied, but some other configuration changes require a reset of the associated subsystem in the device. If the feedback divisor (fbdiv), M, or S value is changed in a PLL, then the corresponding fbdiv_reset*n* (register 0x7 or 0x9 bit 14) bit needs to be toggled. If the output divisor (register 0x5) value is changed, the either output1_2_reset (register 0x7, bit 13) or output3_4_reset (register 0x9, bit 13) needs to be toggled.

4.0 SPI Programming

At power up, the ZL30240 takes on the values programmed by the factory. Thereafter, the SPI may be used to overwrite any value. Care should be taken not to overwrite the factory-programmed calibrations (registers 10 through 14). The maximum SPI clock rate is 10 MHz. All transfers are multiples of 8-bit bytes, and are read and written with most significant byte first, and most significant bit first.

Serial Peripheral Interface Description

- 1. SCK is the clock input to the SPI interface.
- 2. SDI is the data input to the SPI interface. Data must be valid by the rising edge of SCK.
- 3. SDO is the data output from the SPI interface. Data at SDO will be valid after the rising edge of the clock.
- 4. CSB is the active-low enable signal for the SPI. The rising edge of CSB disables the SPI controller on the slave device. In the disabled state, the SPI controller will not respond to events on SCK or SDI, and SDO is in a high-impedance state. The falling edge of CSB enables the SPI for read/write access, and resets it to the initial state (awaiting the control/address byte). Register contents are not reset or otherwise altered by cycling CSB.
- 5. Multiple SPI slave devices may communicate with the same SPI master by sharing SDO, SDI, and SCK, and addressing each device with its individual CSB signal.
- 6. Upon power-up, all SPI read/write register contents are set to default values.

7. The SPI master initiates a data transfer by dropping CSB to enable the slave device, followed by eight bits of data applied synchronously with eight pulses of SCK. The first four bits define the opcode, and the last four bits define the register to be addressed. The data stream is shown in the following diagram:



Figure 8 - Example SPI Read

The register addresses ADDR[3:0] define an address space for up to 16 registers. The following four opcodes are defined by the interface:

OP[3:0]	Operation
0000	no-op
0001	write data
0010	read data
0011	reserved

 Table 7 - SPI Operation Codes

The default state for CSB high is opcode zero, or no-op. The "read" opcodes are followed by one or more series of eight SCK pulses. Data from the register addressed by ADDR are placed on SDO, msb first. The number of eight-pulse cycles is determined by the type of register defined at address ADDR. The "write" opcodes are followed by one or more series of eight SCK pulses, with data to be written to the addressed register placed on SDI and valid at the rising edge of SCK.

The core circuits of the chip see the new contents of each byte on the falling edge of the eighth SCK pulse, with the exception of registers 6 and 8, all bits of which are updated simultaneously on the falling edge of the eighth SCK pulse of the last (5th) byte.



Figure 9 - Read (opcode 2) cycle

CSB	CSB must be held low through the entire operation
SCK	
SDI	data[7] data[6] data[5] data[4] data[3] data[2] data[1] data[0]
SDO	SDO output is defined to be zero during the data input cycle

Figure 10 - Write (opcode 1) cycle

5.0 Register Map

The device is controlled by accessing registers through the SPI interface.

Reg_Addr (Hex)	Size (Bytes)	Register Name	Default Value (Hex)	Description	Туре
		Misc	ellaneous Registers		
0x0	4	Chip_id	0x03100000	Chip Identification	R
0x1	6	Product_id	0x7AF000000000	Product Identification	R
0x2	3	Device_config1	0x00AA0A	External pin read back and override	R/W
0x3	4	Device_config2	0x100F0000	Reference buffer/divider, interpolated value increment, and miscellaneous	R/W
0x4	2	Buffer_config	0x0000	Input and output buffer configuration	R/W
0x5	4	Output_divider	0x00000000	Control the value of the output dividers	R/W
0x6	5	PLL1_config1	0x000000000E	Control the value of the feed- back divider in PLL1	R/W
0x7	5	PLL1_config2	0x000000000	Control PLL1 parameters	R/W
0x8	5	PLL2_config1	0x000000000E	Control the value of the feed- back divider in PLL2	R/W
0x9	5	PLL2_config2	0x000000000	Control PLL2 parameters	R/W
0xA	2	Crystal2_config	0x0000	Configuration the parameters for the second crystal input 2 block (XO3/XO4)	R/W
0xB	4	Reserved	-	Reserved	-
0xC	4	PLL1_band	0x0000000	Control the PLL1 band	R/W
0xD	4	Reserved	-	Reserved	-
0xE	4	PLL2_band	0x0000000	Control the PLL2 band	R/W
0xF	3	PLL_lock	0x060000	Determine if either PLL is locked	R

Table 8 - Register Map

6.0 Detailed Register Map

Register_Address: 0x0 Register Name: Chip_id Default Value: 0x03100000 Type: R		
Bit Field	Function Name	Description
31:16	Chip_id[15:0]	For ZL30240, chip_id = 0x0310
15:0	Reserved	Leave as default

Register N	Address: 0x1 ame: Product_id lue: 7AF000000000	
Bit Field	Function Name	Description
31:0	Product_id[31:0]	Common value for all ZL3024x products

Register_Address: 0x2 Register Name: Device_config1 Default Value: 0x00AA0A Type: R/W		
Bit Field	Function Name	Description
23:20	Reserved	Leave as default
19	PhaseAlign	Toggle this bit to 1 to align the phases of the two PLLs. Note: A phase hit may result on the output.
18	PhaseAlign_enable	If this bit is 0, the PhaseAlign function will be disabled. If this bit is 1, the PhaseAlign function will be enabled and controlled by PhaseAlign (bit 19).
17	OERef	Output enable for the reference output
16	OERef_override	If this bit is 0, the reference output is controlled by the OERef pin. If this bit is 1, the reference output is controlled by bit 17.
15	OE4	Output 4 enable
14	OE4_override	If this bit is 0, output 4 is controlled by the OE4 pin. If this bit is 1, output 4 is controlled by bit 15.

Register_Address: **0x2** Register Name: **Device_config1** Default Value: **0x00AA0A**

Type: R/W

Bit Field	Function Name	Description
13	OE3	Output 3 enable
12	OE3_override	If this bit is 0, output 3 is controlled by the OE3 pin. If this bit is 1, output 3 is controlled by bit 13.
11	OE2	Output 2 enable
10	OE2_override	If this bit is 0, output 2 is controlled by the OE2 pin. If this bit is 1, output 2 is controlled by bit 11.
9	OE1	Output 1 enable
8	OE1_override	If this bit is 0, output 1 is controlled by the OE1 pin. If this bit is 1, output 1 is controlled by bit 9.
7	Refsel2	Control of PLL2 reference selection multiplexer Selection: 0 - The input for PLL2 is XO1/XO2. 1 - The input for PLL2 is XO3/XO4 or In_p/In_n in based on xtal2_enable in Register 0xA
6	Reserved	Leave as default (Set to 1)
5	Refsel1	Control of PLL1 reference selection multiplexer Selection: 0 - The input for PLL1 is XO1/XO2. 1 - The input for PLL1 is XO3/XO4 or In_p/In_n in based on xtal2_enable in Register 0xA
4	Reserved	Leave as default (Set to 1)
3	PU2	Power up PLL2
2	Reserved	Leave as default (Set to 1)
1	PU1	Power up PLL1
0	Reserved	Leave as default (Set to 1)

Register N	Address: 0x3 lame: Device_config2 lue: 0x100F0000	
Bit Field	Function Name	Description
31:30	Refmode[1:0]	Determine the mode of the reference output (RefOut_p/RefOut_n) Selection: 0b11 -HCSL (differential) 0b10 -LVPECL (differential) 0b01 -LVDS (differential) 0b00 -LVCMOS (single ended) - default
29:28	Reserved	Leave as default (Set to 1)
27	refmux_sel	Reference Multiplexer: Selection: 0 - Reference output from Crystal Input 1 (XO1/XO2) 1 - Reference output from In_p/In_n or Crystal Input 2 (XO3/XO4) based on xtal2_enable in Register 0xA
26	xtal_enable	Enables the XO1/XO2 crystal input 1 function
25	diff_ref_sel	Sets the mode for In_p/In_n Selection: 0 - CMOS (singled ended) - Input signal on In_p Note: In_n should not be connected 1 - Differential - Input signal on In_p/In_n pair
24	Reserved	Leave as default
23:20	Ref_div[3:0]	Reference divider is (bits[23:20] + 1) Range: 1 (0x0) to 16 (0xF)
19	Reserved	Leave as default (Set to 1)
18	Reserved	Leave as default (Set to 1)
17	Reserved	Leave as default (Set to 1)
16	Reserved	Leave as default (Set to 1)
15:12	Reserved	Leave as default
11	out4_4p5 mode	When this bit is 1, an output divisor of 4.5 is selected for output 4
10	out3_4p5 mode	When this bit is 1, an output divisor of 4.5 is selected for output 3
9	out2_4p5 mode	When this bit is 1, an output divisor of 4.5 is selected for output 2
8	out1_4p5 mode	When this bit is 1, an output divisor of 4.5 is selected for output 1
7:0	Reserved	Leave as default

Register_Address: 0x4 Register Name: Buffer_config Default Value: 0x0000 Type: R/W		
Bit Field	Function Name	Description
15	xtal_ftrim	Set based on crystal frequency Set bit to 1 of crystal is below 33 MHz, otherwise set to 0.
14:12	xtal_cap[2:0]	The crystal I/O pins have an internal load capacitance according to the equation (10 + 2 * xtal_cap) pF. The 3-bit value ranges from 0 to 7, so the minimum capacitive load is 10 pF, and the maximum is 24 pF.
11	Reserved	Leave as default
10:8	xtal_gain[2:0]	Sets the gain in the crystal input 1 (XO1/XO2) amplifier. The application note has suggested values for this parameter based on the crystal's equivalent series resistance (ESR) and nominal frequency.
7:6	Out4mode[1:0]	Mode for output 4Selection:0b11 -HCSL0b10 -LVPECL(differential)0b01 -LVDS(differential)0b00 -LVCMOS(single ended)
5:4	Out3mode[1:0]	Mode for output 3 - See description for bits 7:6
3:2	Out2mode[1:0]	Mode for output 2 - See description for bits 7:6
1:0	Out1mode[1:0]	Mode for output 1- See description for bits 7:6

Register N	Address: 0x5 ame: Output_divider lue: 0x00000000	
Bit Field	Function Name	Description
31:24	output4_div[7:0]	Output divider 4 can be set to 4 to 259 For values 4 to 255, the output divider is set to the value of bits 31:24. For values 0 to 3: Value output4_div 0 256 1 257 2 258 3 259
23:16	output3_div[7:0]	For the output4_div = 4.5, see register 3, Device_config2 , bit 11. Output divider 3 can be set to 4 to 259 For values 4 to 255, the output divider is set to the value of bits 23:16. For values 0 to 3: Value output3_div 0 256 1 257 2 258 3 259 For the output4_div = 4.5, see register 3, Device_config2 , bit 10.
15:8	output2_div[7:0]	Output divider 2 can be set to 4 to 259 For values 4 to 255, the output divider is set to the value of bits 15:8. For values 0 to 3: Value output2_div 0 256 1 257 2 258 3 259 For the output4_div = 4.5, see register 3, Device_config2 , bit 9.

Register Address: 0x5 Register Name: Output_divider Default Value: 0x0000000 Type: R/W Bit Field **Function Name** Description 7:0 Output divider 1 can be set to 4 to 259 output1_div[7:0] For values 4 to 255, the output divider is set to the value of bits 7:0. For values 0 to 3: Value output1_div 256 0 257 1 2 258 3 259 For the output4_div = 4.5, see register 3, **Device_config2**, bit 8.

Register_Address: 0x6 Register Name: PLL1_config1 Default Value: 0x00000000E Type: R/W		
Bit Field	Function Name	Description
39:4	divval[35:0]	 Feedback Divider Value If rational1 = 0, the divider value for PLL1 uses bits [40:5] for the feedback divider. The top 8 bits represent the integer part and the bottom 28 bits represent the fixed-point part of the divider. if rational = 1, then the S (see Register 7) controls the interpretation of the feedback value: If S=0, fbdiv = A + (1/8)(B+C/D) where A is in divval[35:28], B is in divval[27:25], C is in divval [24:9] and D is in modulus[15:0]. If S=1, fbdiv = A + (1/4)(B+C/D) where A is in divval[35:28], B is in divval[27:26], C is in divval [24:9] and D is in modulus[15:0]. If S=2, fbdiv = A + (1/2)(B+C/D) where A is in divval[35:28], B is in divval[27], C is in divval[24:9] and D is in modulus[15:0]. If S=3, fbdiv = A + C/D where A is in divval[35:28], C is in divval[24:9] and D is in modulus[15:0]. If S=3, fbdiv = A + C/D where A is in divval[35:28], C is in divval[24:9] and D is in modulus[15:0]. If S=3, fbdiv = A + C/D where A is in divval[35:28], C is in divval[24:9] and D is in modulus[15:0]. If S=3, fbdiv = A + C/D where A is in divval[35:28], C is in divval[24:9] and D is in modulus[15:0]. If S=3, fbdiv = A + C/D where A is in divval[35:28], C is in divval[24:9] and D is in modulus[15:0].
3:0	Reserved	Leave as default

Register N	Address: 0x7 lame: PLL1_config2 lue: 0x000000000				
Bit Field	Function Name			Desc	cription
39:37	N1[2:0]	Reserve	ed - Leave as o	lefault	
36:32	dscale1[4:0]	Reserve	ed - Leave as o	default	
31:29	M1[2:0]	PLL1 M	ASH order (va	lue 0 - 4)	
28:24	fsel1[4:0]	Selectio Value 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27	minimum 3642 3615 3583 3556 3532 3509 3486 3463 3440 3416 3391 3375 3360 3345 3307 3290 3268 3249 3228 3209 3189 3171 3154 3135 3119 3100 3084 3053	nominal 3654 3623 3597 3568 3542 3518 3496 3473 3450 3426 3402 3382 3366 3350 3322 3298 3278 3256 3237 3217 3198 3179 3161 3143 3126 3108 3091 3072	maximum 3677 3642 3615 3583 3556 3532 3509 3486 3463 3440 3416 3391 3375 3360 3345 3307 3290 3268 3249 3228 3209 3189 3171 3154 3135 3119 3100 3084
23	Reserved		st be set to 1. Fs	el1 can be fou	nd in register 0xC.
23	S1[1:0]		s default	L1 configure	e 1 bits 39:4
20:16	Reserved		s default		

Register_Address: **0x7** Register Name: **PLL1_config2** Default Value: **0x000000000** Type: **R/W**

Bit Field	Function Name	Description	
15	advance1	This bit, one for each PLL, is an active control that shifts the output of the VCO forward one of eight phases (1/8 cycle). This phase shift happens regardless of the setting S for the PLL. The phase advance is edge-triggered, so no further phase advancement will occur until the bit is set back to zero and raised again. This feature can be used to precisely align the phases of the two PLLs.	
14	fbdiv_reset1	Toggle this bit to 1 after a change in M1, S1 or divval1	
13	output1_2_reset	Toggle this bit to 1 to reset the outputs on PLL1 after a change in output1_div or output2_div	
12	force_reset1	Toggle this bit to 1 to reset PLL1 This signal forces a reset cycle that generates synchronization pulses fo the outputs of PLL1.	
11	decline1	This bit, one for each PLL, is an active control that shifts the output of the VCO backward one of eight phases (1/8 cycle). See bit 15 for more information.	
10	rational_mode1	See description for PLL1_configure_1 bits 39:4	
9:0	modulus1[15:6]	See description for PLL1_configure_1 bits 39:4	

Register_Address: 0x8 Register Name: PLL2_config1 Default Value: 0x00000000E Type: R/W				
Bit Field	Function Name	Description		
39:4	divval2[35:0]	See description for PLL1_configure_1 (0x06)		
3:0	Reserved	Leave as default		

Register N	Address: 0x9 lame: PLL2_config2 lue: 0x0000000000	
Bit Field	Function Name	Description
39:37	N2[2:0]	See description for PLL1_configure_2 (0x07)
36:32	dscale2[4:0]	See description for PLL1_configure_2 (0x07)
31:29	M2[2:0]	See description for PLL1_configure_2 (0x07)
28:24	fsel2[4:0]	See description for PLL1_configure_2 (0x07)
23	Reserved	Leave as default
22:21	S2[1:0]	See description for PLL1_configure_2 (0x07)
20:16	Reserved	Leave as default
15	advance2	See description for PLL1_configure_2 (0x07)
14	reset_fbdiv	See description for PLL1_configure_2 (0x07)
13	output3_4reset	See description for PLL1_configure_2 (0x07)
12	force_reset2	See description for PLL1_configure_2 (0x07)
11	decline2	See description for PLL1_configure_2 (0x07)
10	rational_mode2	See description for PLL1_configure_2 (0x07)
9:0	modulus2[15:6]	See description for PLL1_configure_2 (0x07)

Register_Address: 0xA Register Name: Crystal2_config Default Value: 0x0000 Type: R/W				
Bit Field	Function Name	Description		
15	xtal2_ftrim	Set based on crystal frequency Set bit to 1 of crystal is below 33 MHz, otherwise set to 0.		
14:12	xtal2_cap[3:0]	The crystal I/O pins have an internal load capacitance according to the equation (10 + 2 * xtal_cap) pF. The 3-bit value ranges from 0 to 7, so the minimum capacitive load is 10 pF, and the maximum is 24 pF.		
11:9	xtal2_gain[2:0]	The value of the gain depends on the frequency of the crystal and the		

Register N Default Va	Register_Address: 0xA Register Name: Crystal2_config Default Value: 0x0000 Type: R/W				
Bit Field	d Function Name Description				
8	xtal2enable	Controls the selection of crystal input 2 (XO3/XO4) or In_p Selection: 0 - In_p/In_n available for RefOut or PLLn selectors 1 - Crystal2 available for for RefOut or PLLn selectors			
7:0	Reserved	Leave as default			

	Address: 0xB lame: Reserved lue: -	
Bit Field	Function Name	Description
31:0	Reserved	Leave as default

Register_Address: 0xC Register Name: PLL1_band Default Value: 0x00000000 Type: R/W				
Bit Field	Function Name	Description		
31	kvco_band1	For fsel1 <= 13, set to 0 For fsel1 >13, set to 1		
30:0	Reserved	Leave as default		

Register N	Register_Address: 0xD Register Name: Reserved Default Value: Type: R					
Bit Field	Function Name	Description				
31:0	Reserved	Leave as default				

Register N Default Va	Register_Address: 0xE Register Name: PLL2_band Default Value: 0x00000000 Type: R/W				
Bit Field	Function Name	Description			
31	kvco_band2	For fsel2 <= 13, set to 0 For fsel2 >13, set to 1			
30:0	Reserved	Leave as default			

Register_Address: 0xF Register Name: PLL_lock Default Value: 0x060000 Type: R/W				
Bit Field	Function Name	Description		
23	pll2_lock	This bit indicates that PLL2 is locked to the incoming signal from the crystal or reference in.		
22	Reserved	Leave as default		
21	pll1_lock	This bit indicates that PLL1 is locked to the incoming signal from the crystal or reference in.		
20:0	Reserved	Leave as default		

7.0 AC and DC Electrical Characteristics

Absolute Maximum Ratings

Characteristics	Min.	Max.	Unit	Condition
Supply Voltage		4.6	V	
Inputs	-0.50	V _{DD} + 0.5	V	
Outputs	-0.50	V _{DD} + 0.5	V	
Operating Temperature Range	-40	+85	°C	
Storage Temperature Range	-65	+150	°C	
-	Supply Voltage Inputs Outputs Operating Temperature Range	Supply VoltageInputs-0.50Outputs-0.50Operating Temperature Range-40	Supply Voltage4.6Inputs-0.50V_DD + 0.5Outputs-0.50V_DD + 0.5Operating Temperature Range-40+85	Supply Voltage4.6Inputs-0.50V_DD + 0.5Outputs-0.50V_DD + 0.5Operating Temperature Range-40+85

Notes:

Exposure to stresses at or beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device and may affect product reliability. These are absolute maximum specifications only, and functional operation of the device at these conditions or any conditions beyond those listed is not implied or recommended.

DC Characteristics - Power - 2.5 V Supply

Symbol	Characteristics	Min.	Тур.	Max.	Unit	Condition
V _{DD-2V5}	Supply Voltage	2.375	2.50	2.625	V	
I _{DD-MAX-} 2V5	Maximum Supply Current		301		mA	For V_{DD-2V5}
I _{DD-CORE-} 2V5	Core supply current		36		mA	For V_{DD-2V5}
I _{DD-PLL-2V5}	PLL supply current		80		mA	For V _{DD-2V5}
I _{DD-CMOS-} 2V5	Supply Current CMOS Output		14		mA	For V _{DD-2V5} and C _L =4 pF
I _{DD-HCSL-} 2V5	Supply Current HCSL Output		28		mA	For V_{DD-2V5}
I _{DD-LVDS-} 2V5	Supply Current LVDS Output		14		mA	For V _{DD-2V5} and 100 Ohm load
I _{DD-LVPECL} - 2V5	Supply Current LVPECL Output		28		mA	For V_{DD-2V5}

DC Characteristics - Power - 3.3 V Supply

V _{DD3V3}	Supply Voltage	2.97	3.30	3.63	V	
I _{DD-MAX-} 3V3	Maximum Supply Current		322		mA	For V _{DD-3V3}
I _{DD-CORE-} 3V3	Core supply current		38		mA	For V_{DD-3V3}
I _{DD-PLL-3V3}	PLL supply current		79		mA	For V_{DD-3V3}

I _{DD-CMOS-} 3V3	Supply Current CMOS Output	19	mA	For V_{DD-3V3} and C_L =4 pF
I _{DD-HCSL} - 3V3	Supply Current HCSL Output	28	mA	For V_{DD-3V3}
I _{DD-LVDS-} 3V3	Supply Current LVDS Output	18	mA	For V _{DD-3V3} and 100 Ohm load
I _{DD-LVPECL-} 3V3	Supply Current LVPECL Output	32	mA	For V _{DD-3V3}

LVDS DC Characteristics

Symbol	Characteristics	Min.	Тур.	Max.	Unit	Condition
V _{OH-LVDS}	Output HIGH voltage (Note 1)	1.248	1.375	1.711	V	
V _{OL-LVDS}	Output LOW voltage (Note 2)	0.846	1.025	1.252	V	
V _{OD-LVDS}	Output differential voltage	247	630	672	mV	
V _{CM-LVDS}	Common mode output voltage	1.125	1.200	1.375	V	
			<u> </u>			

Notes: Outputs terminated with 100 ohms between Out*n*_p and Out*n*_n. See Switching Waveforms, page 33. 1. V_{OH} max = V_{CM} max + 1/2 V_{OD} max 2. V_{OL} min = V_{CM} min - 1/2 V_{OD} max

LVPECL DC Characteristics

Symbol	Characteristics	Min.	Тур.	Max.	Unit	Condition		
V _{OH-} LVEPCL	Output HIGH voltage	V _{DD} -1.35	V _{DD} -0.95	V _{DD} -0.70	V			
V _{OL-} LVPECL	Output LOW voltage	V _{DD} -2.00	V _{DD} -1.78	V _{DD} -1.60	V			
V _{SWING-} LVPECL	Peak to Peak Output Voltage	0.650	0.800	0.950	V			
Notes: Outp	Notes: Outputs terminated with 200 Ω to VSS then AC coupled to tester							

HCSL DC Characteristics

Symbol	Characteristics	Min.	Тур.	Max.	Unit	Condition		
V _{OH}	Output HIGH voltage	0.660	0.700	0.850	V			
V _{OL}	Output LOW voltage	-0.150	0.000	0.150	V			
V _{OX}	Absolute Crossing Point	250	450	550	mV			
V _{SWING}	Peak to Peak Voltage Swing	650	770	950	mV			
Notes: Outp	Notes : Outputs terminated with 50 Ω to V _{SS}							

LVCMOS DC Characteristics

Symbol	Characteristics	Min.	Тур.	Max.	Unit	Condition
V _{OH}	Output HIGH voltage	V _{DD} -0.80	V _{DD} -0.60	V _{DD} -0.33	V	I _L = 10 mA
V _{OL}	Output LOW voltage	0.33	0.42	0.50	V	I _L = 10 mA

AC Characteristics

Symbol	Characteristics	Min.	Тур.	Max.	Unit	Condition
T _R /T _F	LVDS Output rise/fall time	85	100	350	ps	20% to 80%
T _R /T _F	LVPECL Output rise/fall time	85	210	300	ps	20% to 80%
T _R /T _F	HCSL Output rise/fall time	175	300	400	ps	20% to 80%
T _R /T _F	LVCMOS Output rise/fall time	100	600	1250	ps	20% to 80%
ODC _{LVDS}	Output Duty Cycle	47	50	53	%	
ODC _{LVPECL}	Output Duty Cycle	47	50	53	%	All other values of output divider
ODC _{LVPECL}	Output Duty Cycle	45	50	55	%	Output divider of 4.5
ODC _{HCSL}	Output Duty Cycle	45	50	55	%	All other values of output divider
ODC _{HCSL}	Output Duty Cycle	40	50	60	%	Output divider of 4.5
ODC _{LVCMOS}	Output Duty Cycle	45	50	55	%	Output frequency less than 180 MHz
ODC _{LVCMOS}	Output Duty Cycle	40	50	60	%	Output frequency less than 250 MHz

Output Frequency Range

Туре	Min. Freq (MHz)	Max. Freq (MHz)	Conditions
LVCMOS	12	250	33Ω into 50Ω trace (Note 1)
LVDS	12	914	Each output into 50Ω trace Differential Termination = 100Ω
HCSL	12	914	Each output into 50Ω trace Terminated to VSS
LVPECL	12	914	Each output into 50Ω trace terminated at V _{DD} - 2.0V
Nataa	1	1	1

Notes:

1. A 33 Ohm series termination resistor is required within 0.25" of the device.



Figure 11 - Switching Waveforms



Figure 12 - LVDS Output Load & Test Circuit













Symbol	Characteristics	Min.	Тур.	Max.	Unit	Condition
1/t _{REFP}	Input reference Frequency (LVCMOS Input)	22		180	MHz	
1/t _{REFP}	Input reference Frequency (Differential Input)	22		864	MHz	
t _{REFW}	Input reference pulse width high or low	0.15			ns	Rise/fall time of input signal <=400fs

AC Characteristics - REFIN Inputs

DC Characteristics - REFIN Inputs

Symbol	Characteristics	Min.	Тур.	Max.	Unit	Condition
V _{IH}	High-level input voltage	0.7*V _{DD}			V	
V _{IL}	Low-level input voltage			0.3*V _{DD}	V	
IIL	Input leakage current	-10		10	μA	$V_I = V_{DD} \text{ or } 0V$
V _{CM}	Differential input common mode voltage	0		V _{DD} -2.0	V	
V _{ID}	Differential input voltage difference	0.25		1.3	V	

AC Characteristics - SPI Timing

Specification	Name	Min.	Тур.	Max.	Units	See Figure
sck period	tcyc	100			ns	Both
sck pulse width low	tclkl	50			ns	Both
sck pulse width high	tclkh	50			ns	Both
si setup (write) from sck rising	trxs	1.7			ns	Write
si hold (write) from sck rising	trxh	0			ns	Write
so delay (read) from sck falling	txd		18		ns	Read
cs_b setup from sck rising	tcss	200			ns	Both
cs_b hold from sck falling	tcsh	200			ns	Both
cs_b to output high impedance	tohz		65		ns	Write



Figure 16 - Serial Peripheral Interface Timing - Master Read (opcode 2) cycle



Figure 17 - Serial Peripheral Interface Timing - Master Write (opcode 1) cycle

8.0 **Performance Characteristics**

Category	Output Frequency MHz	Jitter Measurement Filter	Тур	Max	Unit	Crystal Frequency	Condition
SONET/SDH	622.08	12 kHz to 20 MHz	0.28	0.38	ps RMS	49.152	Fractional
OTN (OTU1)	666.514286	12 kHz to 20 MHz	0.41	0.50	ps RMS	49.152	Fractional
Ethernet	156.25	12 kHz to 20 MHz	0.26	0.41	ps RMS	50	Integer
Fiber Channel	212.5	12 kHz to 20 MHz	0.26	0.36	ps RMS	50	Integer

Differential Output Clock Jitter Generation

Note 1. Measured using recommended layout and power supply decoupling. Note 2: See section 3.5, "PLLs" for more information about the APLL modes used in this device

LVCMOS Output Clock Jitter Generation

Category	Output Frequency MHz	Jitter Measurement Filter	Тур	Мах	Unit	Crystal Frequency	Condition
Ethernet	25	12 kHz to 5 MHz	0.32	0.52	ps RMS	50	Integer
SONET/SDH	77.76	12 kHz to 20 MHz	0.43	0.65	ps RMS	49.152	Fractional
Fiber Channel	212.5	12 kHz to 20 MHz	0.28	0.41	ps RMS	50	Integer

Note 1: Measured using recommended layout and power supply decoupling. Note 2: See section 3.5, "PLLs" for more information about the APLL modes used in this device

9.0 Thermal Characteristics

Parameter	Symbol	Test Condition	Value	Unit
Junction to Ambient Thermal Resistance	θ_{JA}	Still Air 1 m/s 2 m/s	23.3 21.2 19.7	°C/W
Junction to Case Thermal Resistance	θ _{JC}		12.5	°C/W
Junction to Board Thermal Resistance	θ_{JB}		6.6	°C/W
Maximum Junction Temperature*	T _{jmax}		125	°C
Maximum Ambient Temperature	T _A		85	°C

Table 9 - Thermal Care

 * Proper thermal management must be practiced to ensure that T_{jmax} is not exceeded.



10.0 Mechanical Drawing



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at **www.microsemi.com**.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.