

ENHANCED 4-STAGE COUNTER/SHIFT REGISTER

FEATURES

- Max. shift frequency of 700MHz
- Clock to Q delay max. of 1100ps
- Sn to TC speed improved by 50%
- Sn set-up and hold time reduced by more than 50%
- IEE min. of –170mA
- Industry standard 100K ECL levels
- Internal 75KΩ input pull-down resistors
- Extended supply voltage option: VEE = -4.2V to -5.5V
- Voltage and temperature compensation for improved noise immunity
- 50% faster than Fairchild 300K at lower power
- Function and pinout compatible with Fairchild F100K
- Available in 24-pin CERPACK and 28-pin PLCC packages

PIN NAMES

Pin	Function
СР	Clock Pulse Input
CEP	Count Enable Parallel Input (Active LOW)
Do/CET	Serial Data Input/Count Enable Trickle Input (Active LOW)
S0 — S2	Select Inputs
MR	Master Reset Input
VEES	VEE Substrate
VCCA	Vcco for ECL Outputs
P0 – P3	Preset Inputs
D3	Serial Data Input
TC	Terminal Count Output
Q0 — Q3	Data Outputs
$\overline{Q}_0 - \overline{Q}_3$	Complementary Data Outputs

DESCRIPTION

The SY100S336A is functionally the same as the SY100S336, but has S_n to \overline{TC} speed and S_n set-up and hold times significantly improved, allowing for higher clock frequency when used as a cascaded multi-stage counter.

The SY100S336A functions either as a modulo-16 up/ down counter or as a 4-bit bidirectional shift register and is designed for use in high-performance ECL systems. Three Select inputs (Sn) are provided for determining the mode of operation. The Function Table lists the available modes of operation. In order to allow cascading for multistage counters, two Count Enable controls (CEP, CET) are provided. The CET input also functions as the Serial Data input (So) for a shift-up operation, while the D3 input serves as the Serial Data input for the shift-down operation.

When the device is in the counting mode, the Terminal Count (\overline{TC}) goes to a logical LOW when the count reaches 15 for count-up or reaches 0 for count-down. When in the shift mode, the \overline{TC} output simply repeats the Q3 output.

The flexiblity provided by the \overline{TC}/Q_3 output and the Do/ \overline{CET} input allows these signals to be interconnected from one stage to the next higher stage for multistage counting or shift-up operations. The individual Presets (Pn) allow initialization of the counter by entering data in parallel to preset the counter. A logic HIGH on the Master Reset (MR) overrides all other inputs and asynchronously clears the flip-flops. An additional synchronous Clear is provided, as well as a complement function which synchronously inverts the contents of the flip-flops. All inputs have 75K Ω pulldown resistors.

PACKAGE/ORDERING INFORMATION



Ordering Information

Notes:

1. Tape and Reel.

2. Pb-Free package is recommended for new designs.

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY100S336AFC	F24-1	Commercial	SY100S336AFC	Sn-Pb
SY100S336AFCTR ⁽¹⁾	F24-1	Commercial	SY100S336AFC	Sn-Pb
SY100S336AJC	J28-1	Commercial	SY100S336AJC	Sn-Pb
SY100S336AJCTR ⁽¹⁾	J28-1	Commercial	SY100S336AJC	Sn-Pb
SY100S336AJZ ⁽²⁾	J28-1	Commercial	SY100S336AJZ with Pb-Free bar-line indicator	Matte-Sn
SY100S336AJZTR ^(1, 2)	J28-1	Commercial	SY100S336AJZ with Pb-Free bar-line indicator	Matte-Sn

28-Pin PLCC (J28-1)



24-Pin Cerpack (F24-1)

BLOCK DIAGRAM



TRUTH TABLE⁽¹⁾

Inputs								Out	puts				
MR	S2	S 1	S0	CEP	Do/CET	D3	СР	Qo	Q 1	Q2	Q3	TC	Mode
L	L	L	L	Х	Х	Х	u	P0	P1	P2	P3	L	Preset (Parallel Load)
L	L	L	Н	Х	Х	Х	u	\overline{Q}_0	\overline{Q}_1	Q2	\overline{Q}_3	L	Invert
L	L	Н	L	Х	Х	Х	u	Q1	Q2	Q3	Dз	D3	Shift Left
L	L	Н	Н	х	Х	Х	u	Do	Q0	Q1	Q2	Q3*	Shift Right
L	н	L	L	L	L	х	u		(Q0–3) r	minus 1		1	Count Down
L	н	L	L	н	L	Х	Х	Q0	Q1	Q2	Q3	1	Count Down with \overline{CEP}
L	Н	L	L	х	н	х	х	Q0	Q1	Q2	Q3	Н	Not Active Count Down with CET Not Active
L	Н	L	Н	Х	Х	Х	u	L	L	L	L	Н	Clear
L	н	Н	L	L	L	х	u		(Q0-3)	plus 1		≠	Count Up
L	н	Н	L	н	L	Х	Х	Q0	Q1	Q2	Q3	≠	Count Up with CEP
L	Н	Н	L	х	н	х	х	Q0	Q1	Q2	Q3	н	Not Active Count Up with CET Not Active
L	Н	Н	Н	Х	Х	Х	Х	Q0	Q1	Q2	Q3	Н	Hold
T T T T T T T T			ーエーエーエーエ	X X X X X X X X X	X	× × × × × × × × × × × × ×	X X X X X X X X X X X						Asynchronous Master Reset

NOTE:

1. H = High Voltage Level

L = Low Voltage Level

X = Don't Care

u = LOW-to-HIGH Transition

1 = L if Q₀ – Q₃ = LLLL

H if Q0 – Q3 ≠ LLLL

 \neq = L if Q₀ – Q₃ = HHHH

H if Q0 – Q3 ≠ HHHH

* Before the clock, $\overline{\text{TC}}$ is Q3; after the clock, $\overline{\text{TC}}$ is Q2

DC ELECTRICAL CHARACTERISTICS

VEE = -4.2V to -5.5V unless otherwise specified, VCC = VCCA = GND

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
Ін	Input HIGH Current, All Inputs	—	—	200	μΑ	VIN = VIH (Max.)
IEE	Power Supply Current	-170	-120	-60	mA	Inputs Open

AC ELECTRICAL CHARACTERISTICS

CERPACK

VEE = -4.2V to -5.5V unless otherwise specified, VCC = VCCA = GND

		TA =	= 0°C	°C TA = +25°C		TA = ·	+85°C		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
fshift	Shift Frequency	700	—	700		700		MHz	
tPLH tPHL	Propagation Delay CP to Qn, Qn	450	1200	450	1200	450	1200	ps	
tPLH tPHL	Propagation Delay CP to TC	600	1900	600	1900	600	1900	ps	
tPLH tPHL	Propagation Delay MR to Qn, Qn	500	1400	500	1400	500	1400	ps	
tPLH tPHL	Propagation Delay MR to TC	600	1900	600	1900	600	1900	ps	
tPLH tPHL	Propagation Delay Do/CET to TC	400	1200	400	1200	400	1200	ps	
tPLH tPHL	Propagation Delay Sn to TC	400	1500	400	1500	400	1500	ps	
tтlн tтнl	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps	
ts	Set-up Time D3 Pn D0/CET to CEP Sn MR (Release Time)	800 800 700 1000 900		800 800 700 1000 900	 	800 800 700 1000 900	 	ps	
tH	Hold Time D3 Pn D0/CET to CEP Sn	200 200 200 -200	 	200 200 200 -200	 	200 200 200 -200	 	ps	
tpw (H)	Pulse Width HIGH, CP, MR	—	800	—	800	—	800	ps	

AC ELECTRICAL CHARACTERISTICS

PLCC

VEE = -4.2V to -5.5V unless otherwise specified, VCC = VCCA = GND

		TA =	= 0°C	TA = +25°C		TA = +85°C			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
f shift	Shift Frequency	700		700	—	700	—	MHz	
tplh tphl	Propagation Delay CP to Qn, Qn	450	1100	450	1100	450	1100	ps	
tplh tphl	Propagation Delay CP to TC	600	1800	600	1800	600	1800	ps	
tplh tphl	Propagation Delay MR to Qn, Qn	500	1300	500	1300	500	1300	ps	
tplh tphl	Propagation Delay MR to TC	600	1800	600	1800	600	1800	ps	
tplh tphl	Propagation Delay Do/CET to TC	400	1100	400	1100	400	1100	ps	
tplh tphl	Propagation Delay Sn to TC	400	1500	400	1500	400	1500	ps	
t⊤lh t⊤hl	Transition Time300 20% to 80%, 80% to 20%	900	300	900	300	900	ps		
ts	Set-up Time D3 Pn D0/CET to CEP Sn MR (Release Time)	800 800 700 1000 900		800 800 700 1000 900	 	800 800 700 1000 900	 	ps	
tΗ	Hold Time D3 Pn D0/CET to CEP Sn	200 200 200 -200	 	200 200 200 -200	 	200 200 200 -200	 	ps	
tpw (H)	Pulse Width HIGH, CP, MR	—	800	_	800	_	800	ps	

TIMING DIAGRAMS



Propagation Delay (Clock) and Transition Times



Propagation Delay (Reset)

TIMING DIAGRAMS



Propagation Delay (Serial Data, Selects)





Notes:

- 1. VEE = -4.2V to -5.5V unless otherwise specified, VCC = VCCA = GND.
- 2. ts is the minimum time before the transition of the clock that information must be present at the data input.
- 3. tH is the minimum time after the transition of the clock that information must remain unchanged at the data input.

24-PIN CERPACK (F24-1)



- NOTES: 1. DIMENSIONS ARE IN INCHES[MM]. ATHIS DIMENSION INCLUDES GLASS PROTRUSION AND CAP TO BASE ALIGNMENT TOLERANCES. 3. DIMENSIONS SHOWN ARE MAX/MIN, WHERE NOTED.

Rev. 03

M9999-032206 hbwhelp@micrel.com or (408) 955-1690

28-PIN PLCC (J28-1)



MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

теь + 1 (408) 944-0800 FAX + 1 (408) 474-1000 web http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.