

October 1987 Revised April 2002

CD4094BC 8-Bit Shift Register/Latch with 3-STATE Outputs

General Description

The CD4094BC consists of an 8-bit shift register and a 3-STATE 8-bit latch. Data is shifted serially through the shift register on the positive transition of the clock. The output of the last stage (Q_{S}) can be used to cascade several devices. Data on the Q_{S} output is transferred to a second output, Q_{S}^{\prime} , on the following negative clock edge.

The output of each stage of the shift register feeds a latch, which latches data on the negative edge of the STROBE input. When STROBE is HIGH, data propagates through the latch to 3-STATE output gates. These gates are enabled when OUTPUT ENABLE is taken HIGH.

Features


- Wide supply voltage range: 3.0V to 18V
- High noise immunity: 0.45 V_{DD} (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS
- 3-STATE outputs

Ordering Code:

Order Number	Package Number	Package Description
CD4094BCWM	M16B	16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
CD4094BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Truth Table

Clock	Output	Strobe	Data	Parallel Outputs		Serial C	Outputs	
	Enable			Q1	Q _N	Q _S (Note 1)	$\mathbf{Q'}_{\Sigma}$	
	0	Х	Х	Hi-Z	Hi-Z	Q7	No Change	
~	0	Х	X	Hi-Z	Hi-Z No Change		Q7	
~	1	0	Х	No Change	No Change	Q7	No Change	
~	1	1	0	0	Q _N -1	Q7	No Change	
~	1	1	1	1	Q _N -1	Q7	No Change	
~	1	1	1	No Change	No Change	No Change	Q7	

X = Don't Care

Note 1: At the positive clock edge, information in the 7th shift register stage is transferred to Q8 and Q_S.

Absolute Maximum Ratings(Note 2)

(Note 3)

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 3)

DC Supply Voltage (V_{DD}) +3.0 to +15 V_{DC} Input Voltage (V_{IN}) 0 to V_{DD} V_{DC} Operating Temperature Range (T_A) -55°C to +125°C

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 3: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Note 3)


Symbol	Parameter	Conditions	55	55°C		+25°C			+125°C	
Symbol		Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent	V _{DD} = 5.0V		5.0			5.0		150	
	Device Current	$V_{DD} = 10V$		10			10		300	μΑ
		$V_{DD} = 15V$		20			20		600	
V _{OL}	LOW Level	V _{DD} = 5.0V		0.05		0	0.05		0.05	
	Output Voltage	$V_{DD} = 10V$ $ I_O \le 1.0 \mu A$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	
V _{OH}	HIGH Level	V _{DD} = 5.0V	4.95		4.95	5.0		4.95		
	Output Voltage	$V_{DD} = 10V$ $ I_O \le 1 \mu A$	9.95		9.95	10.0		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15.0		14.95		
V _{IL}	LOW Level	$V_{DD} = 5.0V, V_{O} = 0.5V \text{ or } 4.5V$		1.5			1.5		1.5	
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0			3.0		3.0	V
		$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$		4.0			4.0		4.0	
V _{IH}	HIGH Level	$V_{DD} = 5.0V$, $V_{O} = 0.5V$ or 4.5V	3.5		3.5			3.5		
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0			7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0			11.0		
I _{OL}	LOW Level	$V_{DD} = 5.0V, V_{O} = 0.4V$	0.64		0.51	0.88		0.36		
	Output Current	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.25		0.9		mA
	(Note 4)	$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	8.8		2.4		
I _{OH}	HIGH Level	$V_{DD} = 5.0V, V_{O} = 4.6V$	-0.64		-0.51	0.88		-0.36		
	Output Current	$V_{DD} = 10V, V_{O} = 9.5V$	-1.6		-1.3	2.25		-0.9		mA
	(Note 4)	$V_{DD} = 15V, V_{O} = 13.5V$	-4.2		-3.4	8.8		-2.4		
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V		-0.1			-0.1		-1.0	μА
		$V_{DD} = 15V, V_{IN} = 15V$		0.1			0.1		1.0	μΛ
I _{OZ}	3-STATE Output	V _{DD} = 15V, V _{IN} = 0V or 15V		0.3			±0.3		±9	μΑ
	Leakage Current									

Note 4: I_{OH} and I_{OL} are tested one output at a time.

AC Electrical Characteristics (Note 5) $T_A = 25^{\circ}C$, $C_L = 50 pF$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL} , t _{PLH}	Propagation Delay	V _{DD} = 5.0V		300	600	
	Clock to Q _S	$V_{DD} = 10V$		125	250	ns
		$V_{DD} = 15V$		95	190	
t _{PHL} , t _{PLH}	Propagation Delay	V _{DD} = 5.0V		230	460	
	Clock to Q'_{Σ}	V _{DD} = 10V		110	220	ns
		V _{DD} = 15V		75	150	
t _{PHL} , t _{PLH}	Propagation Delay Clock	V _{DD} = 5.0V		420	840	
	to Parallel Out	V _{DD} = 10V		195	390	ns
		$V_{DD} = 15V$		135	270	
t _{PHL} , t _{PLH}	Propagation Delay Strobe	V _{DD} = 5.0V		290	580	
	to Parallel Out	V _{DD} = 10V		145	290	ns
		$V_{DD} = 15V$		100	200	
t _{PHZ}	Propagation Delay HIGH	V _{DD} = 5.0V		140	280	
	Level to HIGH Impedance	V _{DD} = 10V		75	150	ns
		V _{DD} = 15V		55	110	
t _{PLZ}	Propagation Delay LOW	V _{DD} = 5.0V		140	280	
-	Level to HIGH Impedance	V _{DD} = 10V		75	150	ns
		V _{DD} = 15V		55	110	
t _{PZH}	Propagation Delay HIGH	V _{DD} = 5.0V		140	280	
	Impedance to HIGH Level	V _{DD} = 10V		75	150	ns
		V _{DD} = 15V		55	110	
t _{PZL}	Propagation Delay HIGH	V _{DD} = 5.0V		140	280	
	Impedance to LOW Level	V _{DD} = 10V		75	150	ns
		$V_{DD} = 15V$		55	110	
t _{THL} , t _{TLH}	Transition Time	V _{DD} = 5.0V		100	200	
		V _{DD} = 10V		50	100	ns
		V _{DD} = 15V		40	80	
tsu	Set-Up Time	V _{DD} = 5.0V	80	40		
	Data to Clock	V _{DD} = 10V	40	20		ns
		V _{DD} = 15V	20	10		
t _r , t _f	Maximum Clock Rise	V _{DD} = 5.0V	1			
	and Fall Time	V _{DD} = 10V	1			ms
		V _{DD} = 15V	1			
t _{PC}	Minimum Clock	V _{DD} = 5.0V	200	100		
	Pulse Width	V _{DD} = 10V	100	50		ns
		V _{DD} = 15V	83	40		
PS	Minimum Strobe	V _{DD} = 5.0V	200	100		
-	Pulse Width	V _{DD} = 10V	80	40		ns
		V _{DD} = 15V	70	35		
max	Maximum Clock Frequency	V _{DD} = 5.0V	1.5	3.0		
		V _{DD} = 10V	3.0	6.0		MHz
		V _{DD} = 15V	4.0	8.0		
C _{IN}	Input Capacitance	Any Input		5.0	7.5	pF

Note 5: AC Parameters are guaranteed by DC correlated testing.



Physical Dimensions inches (millimeters) unless otherwise noted 0.2914-0.2992 7.4-7.6 0.3940-0.4190 10.00-10.65 0.0138-0.0200 0.350-0.508 TYP ⊕ | 0.010/0.25 W A C S B $\frac{0.0091 - 0.0125}{0.23 - 0.32} \ \text{TYP ALL LEADS}$ 0.0926-0.1043 0.0040-0.0118 SEATING PLANE B MAX TYP ALL LEADS 0.0160-0.0500 0.40-1.27 TYP ALL LEADS

16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M16B

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.090 (18.80 - 19.81)(2.286)16 15 14 13 12 11 10 9 [6] [15] **[** INDEX AREA 0.250 ± 0.010 $\overline{(6.350 \pm 0.254)}$ PIN NO. 1 PIN NO. 1 1 2 3 4 5 6 7 8 1 2 IDENT IDENT OPTION 01 OPTION 02 0.065 (1.651) 0.130 ± 0.005 0.060 (1.524) TYP 4º TYP OPTIONAL 0.300 - 0.320 (3.302 ± 0.127) (7.620 - 8.128)0.145 - 0.200(3.683 - 5.080)95°±5° 0.008 = 0.016 (0.203 = 0.406) TYP 0.020 $\frac{0.280}{(7.112)}$ (0.508)0.125 - 0.150 (3.175 - 3.810) 0.030 ± 0.015 MIN (0.762 ± 0.381) 0.014 - 0.023 0.100 ± 0.010 (0.325 +0.040 -0.015 (0.356 - 0.584) (2.540 ± 0.254) 0.050 ± 0.010 N16E (REV F)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

 (1.270 ± 0.254)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

TYP

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com