

# 18-Mbit (512K × 36) Flow-Through SRAM with NoBL™ Architecture

#### **Features**

- No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles
- Supports up to 133-MHz bus operations with zero wait states
  □ Data is transferred on every clock
- Pin-compatible and functionally equivalent to ZBT<sup>™</sup> devices
- Interna<u>lly</u> self-timed output buffer control to eliminate the need to use OE
- Registered inputs for flow through operation
- Byte write capability
- 3.3 V/2.5 V I/O power supply (V<sub>DDQ</sub>)
- Fast clock-to-output times

  □ 6.5 ns (for 133-MHz device)
- Clock enable (CEN) pin to enable clock and suspend operation
- Synchronous self-timed writes
- Asynchronous output enable
- Available in JEDEC-standard Pb-free 100-pin TQFP and 165-ball FBGA packages
- Three chip enables for simple depth expansion
- Automatic power-down feature available using ZZ mode or CE deselect
- IEEE 1149.1 JTAG-compatible boundary scan
- Burst capability linear or interleaved burst order
- Low standby power

# **Functional Description**

The CY7C1371DV33 is a 3.3 V, 512K × 36 synchronous flow through burst SRAM designed specifically to support unlimited true back-to-back read/write operations with no wait state insertion. The CY7C1371DV33 is equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

Write operations are controlled by the two or four byte write select  $(BW_X)$  and a write enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  provide for easy bank selection and output tristate control. To avoid bus contention, the output drivers are synchronously tristated during the data portion of a write sequence.


For a complete list of related documentation, click here.

### Selection Guide

Description	133 MHz	Unit
Maximum access time	6.5	ns
Maximum operating current	210	mA
Maximum CMOS standby current	70	mA



# **Logic Block Diagram – CY7C1371DV33**





# Contents


Pin Configurations	4
Pin Definitions	6
Functional Overview	7
Single Read Accesses	7
Burst Read Accesses	7
Single Write Accesses	7
Burst Write Accesses	8
Sleep Mode	8
Interleaved Burst Address Table	8
Linear Burst Address Table	8
ZZ Mode Electrical Characteristics	8
Truth Table	
Partial Truth Table for Read/Write	9
IEEE 1149.1 Serial Boundary Scan (JTAG)	10
Disabling the JTAG Feature	10
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	10
TAP Controller State Diagram	12
TAP Controller Block Diagram	
TAP Timing	13
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	15
2.5 V TAP AC Output I oad Equivalent	15

TAP DC Electrical Characteristics	
and Operating Conditions	15
Identification Register Definitions	
Scan Register Sizes	16
Identification Codes	16
Boundary Scan Order	17
Maximum Ratings	18
Operating Range	
Electrical Characteristics	18
Capacitance	19
Thermal Resistance	
AC Test Loads and Waveforms	19
Switching Characteristics	20
Switching Waveforms	21
Ordering Information	24
Ordering Code Definitions	
Package Diagrams	25
Acronyms	27
Document Conventions	27
Units of Measure	27
Document History Page	28
Sales, Solutions, and Legal Information	29
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	29
Cypress Developer Community	29
Technical Support	29



# **Pin Configurations**

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout





# Pin Configurations (continued)

# Figure 2. 165-ball FBGA (13 × 15 × 1.4 mm) pinout

# CY7C1371DV33

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	Α	CE <sub>1</sub>	$\overline{BW}_C$	$\overline{BW}_B$	$\overline{CE}_3$	CEN	ADV/LD	Α	Α	NC
В	NC/1G	Α	CE2	BW <sub>D</sub>	BW <sub>A</sub>	CLK	WE	ŌĒ	Α	Α	NC
С	DQP <sub>C</sub>	NC	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	$DQP_B$
D	$DQ_C$	DQ <sub>C</sub>	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	DQ <sub>B</sub>	DQ <sub>B</sub>
E	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
F	$DQ_C$	DQ <sub>C</sub>	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	DQ <sub>B</sub>	DQ <sub>B</sub>
G	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
Н	NC	NC	NC	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{\mathrm{DDQ}}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	DQP <sub>A</sub>
Р	NC/144M	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	NC/288M
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
$\overline{\underline{BW}}_{A}, \overline{\underline{BW}}_{B}, \overline{BW}_{D}$	Input- synchronous	Byte write inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- synchronous	<b>Write enable input, active LOW</b> . Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/ <del>L</del> D	Input- synchronous	<b>Advance/load input</b> . Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD must be driven LOW to load a new address.
CLK	Input-clock	Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input- synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device.
CE <sub>3</sub>	Input- synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\text{CE}_2$ to select/deselect the device.
ŌĒ	Input- asynchronous	Output enable, asynchronous input, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
CEN	Input- synchronous	Clock enable input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM. When deasserted HIGH the Clock signal is masked. While deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required.
ZZ	Input- asynchronous	<b>ZZ "sleep" input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQ <sub>s</sub>	I/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{OE}$ . When $\overline{OE}$ is asserted LOW, the pins behave as outputs. When HIGH, $\overline{DQ}_s$ and $\overline{DQP}_{[A:D]}$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>X</sub>	I/O- synchronous	<b>Bidirectional data parity I/O lines.</b> Functionally, these signals are identical to DQ <sub>s</sub> .
MODE	Input strap pin	<b>Mode input. Selects the burst order of the device.</b> When tied to Gnd selects linear burst sequence. When tied to V <sub>DD</sub> or left floating selects interleaved burst sequence.
$V_{DD}$	Power supply	Power supply inputs to the core of the device.
$V_{\mathrm{DDQ}}$	I/O power supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the device.



# Pin Definitions (continued)

Name	I/O	Description
TDO	JTAG serial output synchronous	<b>Serial data-out to the JTAG circuit</b> . Delivers data on the negative edge of TCK. If the JTAG feature is not being used, this pin must be left unconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input synchronous	<b>Serial data-in to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be left floating or connected to V <sub>DD</sub> through a pull up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input synchronous	<b>Serial data-in to the JTAG circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TCK	JTAG- clock	<b>Clock input to the JTAG circuitry</b> . If the JTAG feature is not being used, this pin must be connected to V <sub>SS</sub> . This pin is not available on TQFP packages.
NC	_	<b>No connects</b> . Not internally connected to the die. NC/(36M, 72M, 144M, 288M, 576M, 1G)are address expansion pins and are not internally connected to the die.

# **Functional Overview**

The CY7C1371DV33 is a synchronous flow through burst SRAM designed specifically to eliminate wait states during write-read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t<sub>CDV</sub>) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three chip enables ( $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$ ) active at the rising edge of the clock. If clock enable ( $\overline{\text{CEN}}$ ) is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the write enable ( $\overline{\text{WE}}$ ).  $\overline{\text{BW}}_X$  can be used to conduct byte write operations.

Write operations are qualified by the write enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  simplify depth expansion. All operations (reads, writes, and deselects) are pipelined. ADV/LD must be driven LOW after the device has been deselected to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when these conditions are satisfied at clock rise:

- CEN is asserted LOW
- CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are all asserted active
- The write enable input signal WE is deasserted HIGH
- ADV/LD is asserted LOW.

The address presented to the address inputs is latched into the address register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz

device) provided OE is active LOW. After the first <u>clock</u> of the read access, the out<u>put</u> buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (read/write/deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output is tristated immediately.

#### **Burst Read Accesses**

The CY7C1371DV33 has an on-chip burst counter that allows the user the ability to supply a single address and cond<u>uct</u> up to four reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in the Single Read Accesses section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use  $A_0$  and  $A_1$  in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/LD increments the internal burst counter regardless of the state of chip enable inputs or  $\overline{WE}$ .  $\overline{WE}$  is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE $_1$ , CE $_2$ , and CE $_3$  are all asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address bus is loaded into the address register. The write signals are latched into the control logic block. The data lines are automatically tristated regardless of the state of the OE input signal. This allows the external logic to present the data on DQs and DQP $_X$ .

On the next clock rise the data presented to DQs and DQP $_{\rm X}$  (or a subset for byte write operations, see truth table for details) inputs is latched into the device and the write is complete. Additional accesses (read/write/deselect) can be initiated on this cycle.

The data written during the write operation is controlled by  $\overline{BW}_X$  signals. The CY7C1371DV33 provides byte write capability that is described in the truth table. Asserting the write enable input



(WE) with the selected byte write select input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1371DV33 is a common I/O device, data must not be driven into the device while the outputs are active. The output enable (OE) can be deasserted HIGH before presenting data to the DQs and DQP $_{\rm X}$  inputs. Doing so tristates the output drivers. As a safety precaution, DQs and DQP $_{\rm X}$  are automatically tristated during the data portion of a write cycle, regardless of the state of OE.

#### **Burst Write Accesses**

The CY7C1371DV33 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four <u>write</u> operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as described in the Single Write Accesses section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented. The correct  $\overline{BW}_{\chi}$  inputs must be driven in each cycle of the burst write, to write the correct bytes of data.

### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses

pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

### **Interleaved Burst Address Table**

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0		
00	01	10	11		
01	00	11	10		
10	11	00	01		
11	10	01	00		

# **Linear Burst Address Table**

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

# **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	-	80	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	-	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	-	ns
$t_{ZZI}$	ZZ active to sleep current	This parameter is sampled	-	2t <sub>CYC</sub>	ns
$t_{RZZI}$	ZZ Inactive to exit sleep current	This parameter is sampled	0	-	ns

Document Number: 001-75433 Rev. \*D



# **Truth Table**

The truth table for CY7C1371DV33 follows. [1, 2, 3, 4, 5, 6, 7]

Operation	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADV/LD	WE	$\overline{\text{BW}}_{\text{X}}$	OE	CEN	CLK	DQ
Deselect cycle	None	Н	Х	Х	L	L	Χ	Х	Χ	L	L->H	Tristate
Deselect cycle	None	Х	Х	Н	L	L	Х	Х	Χ	L	L->H	Tristate
Deselect cycle	None	Х	L	Х	L	L	Χ	Х	Χ	L	L->H	Tristate
Continue deselect cycle	None	Х	Х	Х	L	Н	Х	Х	Χ	L	L->H	Tristate
Read cycle (begin burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data out (Q)
Read cycle (continue burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L->H	Data out (Q)
NOP/dummy read (begin burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tristate
Dummy read (continue burst)	Next	Х	Х	Х	L	Н	Χ	Х	Н	L	L->H	Tristate
Write cycle (begin burst)	External	L	Н	L	L	L	L	L	Χ	L	L->H	Data in (D)
Write cycle (continue burst)	Next	Х	Х	Х	L	Н	Х	L	Χ	L	L->H	Data in (D)
NOP/write abort (begin burst)	None	L	Н	L	L	L	L	Н	Χ	L	L->H	Tristate
Write abort (continue burst)	Next	Х	Х	Х	L	Н	Χ	Н	Χ	L	L->H	Tristate
Ignore clock edge (stall)	Current	Х	Х	Х	L	Х	Χ	Х	Χ	Н	L->H	_
Sleep mode	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tristate

### Partial Truth Table for Read/Write

The partial truth table for Read/Write for CY7C1371DV33 follows. [1, 2, 8]

Function (CY7C1371DV33)	WE	BW <sub>A</sub>	BWB	BW <sub>C</sub>	BW <sub>D</sub>
Read	Н	Х	Х	Х	Х
Write no bytes written	L	Н	Н	Н	Н
Write byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	L	Н	Н	Н
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	Н	L	Н	Н
Write byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	L	Н	Н	L	Н
Write byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	L	Н	Н	Н	L
Write all Bytes	L	L	L	L	L

#### Notes

- X = "Don't Care." H = Logic HIGH, L = Logic LOW. BW<sub>X</sub> = 0 signifies at least one byte write select is active, BW<sub>X</sub> = valid signifies that the desired byte write selects are asserted, see truth table for details.
   Write is defined by BW<sub>X</sub>, and WE. See truth table for read/write.
- 3. When a write cycle is detected, all I/Os are tristated, even during byte writes.
- The DQs and DQP<sub>X</sub> pins are controlled by the current cycle and the  $\overline{\text{OE}}$  signal.  $\overline{\text{OE}}$  is asynchronous and is not sampled with the clock.
- 5. CEN = H, inserts wait states.
- Device powers up deselected and the I/Os in a tristate condition, regardless of OE.
   Description of E is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>X</sub> = tristate when OE is inactive or when the device is deselected, and DQs and DQP<sub>X</sub> = data when OE is active.
   Table only lists a partial listing of the byte write combinations. Any Combination of BW<sub>X</sub> is valid Appropriate write is based on which byte write is active.



# IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1371DV33 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels

The CY7C1371DV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

# **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (VSS) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull up resistor. TDO must be left unconnected. Upon power-up, the device is up in a reset state which does not interfere with the operation of the device.

# **Test Access Port (TAP)**

### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram on page 12. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Identification Codes on page 16). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

# Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

# **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the

rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 13. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 17 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

# Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 16.

### **TAP Instruction Set**

# Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Identification Codes on page 16. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller needs to be moved into the Update-IR state.



#### **EXTEST**

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is supplied a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a high Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is

still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### EXTEST Output Bus Tristate

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #89 (for 165-ball FBGA package). When this scan cell, called the "extest output bus tristate," is latched into the preload register during the "Update-DR" state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a high Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR," the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




# **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.




# **TAP Controller Block Diagram**



# **TAP Timing**

Figure 3. TAP Timing





# **TAP AC Switching Characteristics**

Over the Operating Range

Parameter [9, 10]	Description	Min	Max	Unit
Clock		<b>-</b>		
t <sub>TCYC</sub>	TCK clock cycle time	50	_	ns
t <sub>TF</sub>	TCK clock frequency	_	20	MHz
t <sub>TH</sub>	TCK clock HIGH time	20	_	ns
t <sub>TL</sub>	TCK clock LOW time	20	_	ns
Output Times		<u>.</u>		
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	_	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	_	ns
Setup Times				
t <sub>TMSS</sub>	TMS setup to TCK clock rise	5	_	ns
t <sub>TDIS</sub>	TDI setup to TCK clock rise	5	_	ns
t <sub>CS</sub>	Capture setup to TCK rise	5	_	ns
Hold Times				
t <sub>TMSH</sub>	TMS Hold after TCK clock rise	5	_	ns
t <sub>TDIH</sub>	TDI Hold after clock rise	5	_	ns
t <sub>CH</sub>	Capture hold after clock rise	5	_	ns


**Notes**9.  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.
10. Test conditions are specified using the load in TAP AC test Conditions.  $t_R/t_F = 1$  ns.



# 3.3 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


# 3.3 V TAP AC Output Load Equivalent



# 2.5 V TAP AC Test Conditions

Input pulse level	V <sub>SS</sub> to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

# 2.5 V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C <  $T_A$  < +70 °C;  $V_{DD}$  = 3.3 V ± 0.165 V unless otherwise noted)

Parameter [11]	Description	Description	Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -4.0 mA	V <sub>DDQ</sub> = 3.3 V	2.4	_	V
		I <sub>OH</sub> = -1.0 mA	V <sub>DDQ</sub> = 2.5 V	2.0	_	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = -100 μA	V <sub>DDQ</sub> = 3.3 V	2.9	_	V
			V <sub>DDQ</sub> = 2.5 V	2.1	_	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 3.3 V	_	0.4	V
		I <sub>OL</sub> = 1.0 mA	V <sub>DDQ</sub> = 2.5 V	_	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3 V	_	0.2	V
			V <sub>DDQ</sub> = 2.5 V	_	0.2	V
V <sub>IH</sub>	Input HIGH voltage		V <sub>DDQ</sub> = 3.3 V	2.0	V <sub>DD</sub> + 0.3	V
			V <sub>DDQ</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		V <sub>DDQ</sub> = 3.3 V	-0.5	0.7	V
			V <sub>DDQ</sub> = 2.5 V	-0.3	0.7	V
I <sub>X</sub>	Input load current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μΑ

<sup>11.</sup> All voltages referenced to V<sub>SS</sub> (GND).



# **Identification Register Definitions**

Instruction Field	CY7C1371DV33 (512K × 36)	Description	
Revision number (31:29)	000	Describes the version number	
Device depth (28:24)	01011	Reserved for internal use	
Device width (23:18)	001001	Defines memory type and architecture	
Cypress device ID (17:12)	100101	Defines width and density	
Cypress JEDEC ID Code (11:1)	00000110100	Allows unique identification of SRAM vendor	
ID register presence indicator (0)	1	Indicates the presence of an ID register	

# **Scan Register Sizes**

Register Name	Bit Size (× 36)
Instruction	3
Bypass	1
ID	32
Boundary Scan Order (165-ball FBGA package)	89

# **Identification Codes**

Instruction	Code	Description	
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.	
		Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.	
SAMPLE Z 010		Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Force all SRAM output drivers to a high Z state.	
RESERVED	Do Not Use: This instruction is reserved for future use.		
SAMPLE/PRELOAD 100		Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.	
RESERVED	101	Do Not Use: This instruction is reserved for future use.	
RESERVED 110 Do l		Do Not Use: This instruction is reserved for future use.	
BYPASS 111		Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.	

Document Number: 001-75433 Rev. \*D



# **Boundary Scan Order**

165-ball BGA [12, 13]

Bit #	Ball ID
1	N6
2	N7
3	N10
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11
26	E11
27	D11
28	G10
29	F10
30	E10

Bit #	Ball ID
31	D10
32	C11
33	A11
34	B11
35	A10
36	B10
37	A9
38	B9
39	C10
40	A8
41	B8
42	A7
43	В7
44	B6
45	A6
46	B5
47	A5
48	A4
49	B4
50	В3
51	A3
52	A2
53	B2
54	C2
55	B1
56	A1
57	C1
58	D1
59	E1
60	F1

Bit#	Ball ID
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

Notes
12. Balls which are NC (No Connect) are pre-set LOW.
13. Bit# 89 is pre-set HIGH.



# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Ambient temperature with Supply voltage on  $V_{DD}$  relative to GND ......-0.5 V to +4.6 V Supply voltage on  $V_{DDQ}$  relative to GND ...... -0.5~V to  $+V_{DD}$ DC voltage applied to outputs in tristate ......-0.5 V to V<sub>DDQ</sub> + 0.5 V

DC input voltage	–0.5 V to V <sub>DD</sub> + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 3015)	> 2001 V
Latch up current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	$V_{DDQ}$
Industrial	–40 °C to +85 °C	3.3 V – 5% / + 10%	$2.5 V - 5\% \text{ to } V_{DD}$

# **Electrical Characteristics**

Over the Operating Range

Parameter <sup>[14, 15]</sup>	Description	Test Conditions		Min	Max	Unit
$V_{DD}$	Power supply voltage			3.135	3.6	V
$V_{DDQ}$	I/O supply voltage	For 3.3 V I/O		3.135	$V_{DD}$	V
		For 2.5 V I/O		2.375	2.625	V
V <sub>OH</sub>	Output HIGH voltage	For 3.3 V I/O, I <sub>OH</sub> = -4.0 mA		2.4	_	V
		For 2.5 V I/O, I <sub>OH</sub> = -1.0 mA		2.0	-	V
V <sub>OL</sub>	Output LOW voltage	For 3.3 V I/O, I <sub>OL</sub> = 8.0 mA		_	0.4	V
		For 2.5 V I/O, I <sub>OL</sub> = 1.0 mA		_	0.4	V
V <sub>IH</sub>	Input HIGH voltage [14]	For 3.3 V I/O		2.0	V <sub>DD</sub> + 0.3 V	V
		For 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage [14]	For 3.3 V I/O		-0.3	0.8	V
		For 2.5 V I/O		-0.3	0.7	V
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \leq V_I \leq V_DDQ$		<b>–</b> 5	5	μΑ
	Input current of MODE	Input = V <sub>SS</sub>		-30	_	μΑ
		Input = V <sub>DD</sub>		-	5	μΑ
	Input current of ZZ	Input = V <sub>SS</sub>		-5	-	μΑ
		Input = V <sub>DD</sub>		_	30	μΑ
I <sub>DD</sub>	V <sub>DD</sub> operating supply current	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA, f = $f_{MAX}$ = 1/ $t_{CYC}$	7.5 ns cycle, 133 MHz	-	210	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$V_{DD}$ = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$ , inputs switching	7.5 ns cycle, 133 MHz	_	140	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$V_{DD}$ = Max, device deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DD} - 0.3 \text{ V},$ f = 0, inputs static	7.5 ns cycle, 133 MHz	_	70	mA
I <sub>SB3</sub>	Automatic CE power-down current – CMOS inputs	$V_{DD}$ = Max, device deselected, $V_{IN} \le 0.3  \text{V or}  V_{IN} \ge V_{DDQ} - 0.3  \text{V}$ , $f = f_{MAX}$ , inputs switching	7.5 ns cycle, 133 MHz	-	130	mA
I <sub>SB4</sub>	Automatic CE power-down current – TTL inputs	$V_{DD}$ = Max, device deselected, $V_{IN} \ge V_{DD} - 0.3 \text{ V}$ or $V_{IN} \le 0.3 \text{ V}$ , f = 0, inputs static	7.5 ns cycle, 133 MHz	-	80	mA

<sup>14.</sup> Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 15.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# Capacitance

Parameter [16]	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	5	9	pF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DD</sub> = 3.3 V, V <sub>DDQ</sub> = 2.5 V	5	9	pF
C <sub>IO</sub>	Input/output capacitance		5	9	pF


# **Thermal Resistance**

Parameter [16]	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	Unit
$\Theta_{JA}$	,	Test conditions follow standard test methods and procedures for measuring	28.66	20.7	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	thermal impedance, according to EIA/JESD51.	4.08	4.0	°C/W


# **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms

# 3.3 V I/O Test Load



# 2.5 V I/O Test Load



#### Note

<sup>16.</sup> Tested initially and after any design or process change that may affect these parameters.



# **Switching Characteristics**

Over the Operating Range

Parameter [17, 18]	Description	133	133 MHz		
	Description	Min	Max	Unit	
t <sub>POWER</sub> <sup>[19]</sup>		1	_	ms	
Clock			•		
t <sub>CYC</sub>	Clock cycle time	7.5	_	ns	
t <sub>CH</sub>	Clock HIGH	2.1	_	ns	
t <sub>CL</sub>	Clock LOW	2.1	_	ns	
Output Times					
t <sub>CDV</sub>	Data output valid after CLK rise	-	6.5	ns	
t <sub>DOH</sub>	Data output hold after CLK rise	2.0	_	ns	
t <sub>CLZ</sub>	Clock to low Z [20, 21, 22]	2.0	_	ns	
t <sub>CHZ</sub>	Clock to high Z [20, 21, 22]	-	4.0	ns	
t <sub>OEV</sub>	OE LOW to output valid	-	3.2	ns	
t <sub>OELZ</sub>	OE LOW to output low Z [20, 21, 22]	0	_	ns	
t <sub>OEHZ</sub>	OE HIGH to output high Z [20, 21, 22]	-	4.0	ns	
Setup Times					
t <sub>AS</sub>	Address setup before CLK rise	1.5	_	ns	
t <sub>ALS</sub>	ADV/LD setup before CLK rise	1.5	_	ns	
t <sub>WES</sub>	WE, BW <sub>X</sub> setup before CLK rise	1.5	_	ns	
t <sub>CENS</sub>	CEN setup before CLK rise	1.5	_	ns	
t <sub>DS</sub>	Data input setup before CLK rise	1.5	_	ns	
t <sub>CES</sub>	Chip enable setup before CLK rise	1.5	_	ns	
Hold Times					
t <sub>AH</sub>	Address hold after CLK rise	0.5	_	ns	
t <sub>ALH</sub>	ADV/LD hold after CLK rise	0.5	_	ns	
t <sub>WEH</sub>	WE, BW <sub>X</sub> hold after CLK rise	0.5	_	ns	
t <sub>CENH</sub>	CEN hold after CLK rise	0.5	_	ns	
t <sub>DH</sub>	Data input hold after CLK rise	0.5	_	ns	
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	_	ns	

<sup>17.</sup> Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.

18. Test conditions shown in (a) of Figure 4 on page 19 unless otherwise noted.

19. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially, before a read or write operation can be initiated.

<sup>20.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 4 on page 19. Transition is measured ±200 mV from steady-state voltage.


21. At any voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

22. This parameter is sampled and not 100% tested.



# **Switching Waveforms**

Figure 5. Read/Write Waveforms [23, 24, 25]




DON'T CARE WUNDEFINED

Notes
23. For this waveform ZZ is tied LOW.
24. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.
25. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



# Switching Waveforms (continued)

Figure 6. NOP, STALL AND DESELECT Cycles  $^{[26,\ 27,\ 28]}$ 




<sup>26.</sup> For this waveform ZZ is tied LOW.

<sup>27.</sup> When  $\overline{\text{CE}}$  is LOW,  $\overline{\text{CE}}_1$  is LOW,  $\overline{\text{CE}}_2$  is HIGH and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH,  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW or  $\overline{\text{CE}}_3$  is HIGH. 28. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates  $\overline{\text{CEN}}$  being used to create a pause. A write is not performed during this cycle.



# Switching Waveforms (continued)

Figure 7. ZZ Mode Timing  $^{[29,\ 30]}$ 



<sup>29.</sup> Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device. 30. DQs are in high Z when exiting ZZ sleep mode.




# **Ordering Information**

Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at <a href="https://www.cypress.com/products">www.cypress.com</a> and refer to the product summary page at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a> or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <a href="http://www.cypress.com/go/datasheet/offices">http://www.cypress.com/go/datasheet/offices</a>.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1371DV33-133AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial


# **Ordering Code Definitions**





# **Package Diagrams**

Figure 8. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050




51-85050 \*E




# Package Diagrams (continued)

Figure 9. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180



NOTES:
SOLDER PAD TYPE: NON-SOLDER MASK DEFINED (NSMD)
JEDEC REFERENCE: MO-216 / ISSUE E
PACKAGE CODE: BBOAC/BWOAC
PACKAGE WEIGHT: SEE CYPRESS PACKAGE MATERIAL DECLARATION
DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.



51-85180 \*G



# Acronyms

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
CE	Chip Enable
CEN	Clock Enable
EIA	Electronic Industries Alliance
JEDEC	Joint Electron Devices Engineering Council
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
JTAG	Joint Test Action Group
NoBL	No Bus Latency
OE	Output Enable
SRAM	Static Random Access Memory
TCK	Test Clock
TDI	Test Data Input
TMS	Test Mode Select
TDO	Test Data Output
TQFP	Thin Quad Flat Pack
WE	Write Enable

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	3534577	02/28/2012	PRIT	New data sheet.
*A	3914173	02/26/2013	PRIT	Updated Package Diagrams: spec 51-85180 – Changed revision from *E to *F.
*B	4575392	11/20/2014	PRIT	Updated Functional Description: Added "For a complete list of related documentation, click here." at the en Updated Package Diagrams: spec 51-85050 – Changed revision from *D to *E.
*C	4675874	03/03/2015	PRIT	Updated Ordering Information: Updated part numbers. Updated to new template.
*D	5164744	03/07/2016	PRIT	Updated Package Diagrams: spec 51-85180 – Changed revision from *F to *G. Updated to new template. Completing Sunset Review.



# Sales, Solutions, and Legal Information

# **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

### **Products**

**USB Controllers** 

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

# PSoC® Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

# **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

# Technical Support

cypress.com/support

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or systems, other property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-75433 Rev. \*D

<sup>©</sup> Cypress Semiconductor Corporation 2012-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.