Dear customer

LAPIS Semiconductor Co., Ltd. ("LAPIS Semiconductor"), on the 1st day of October, 2020, implemented the incorporation-type company split (shinsetsu-bunkatsu) in which LAPIS established a new company, LAPIS Technology Co., Ltd. ("LAPIS Technology") and LAPIS Technology succeeded LAPIS Semiconductor's LSI business.

Therefore, all references to "LAPIS Semiconductor Co., Ltd.", "LAPIS Semiconductor" and/or "LAPIS" in this document shall be replaced with "LAPIS Technology Co., Ltd."

Furthermore, there are no changes to the documents relating to our products other than the company name, the company trademark, logo, etc.

Thank you for your understanding.

LAPIS Technology Co., Ltd. October 1, 2020



Issue Date: Sep. 28, 2021

ML620Q131B/2B/3B/4B/5B/6B

16-bit micro controller

GENERAL DESCRIPTION

This LSI is a high performance CMOS 16-bit microcontroller equipped with an 16-bit CPU nX-U16/100 and integrated with rich peripheral functions such as the timer, PWM, comparator, voltage level supervisor, UART, I2C, and successive approximation type A/D converter.

The CPU nX-U16/100 is capable of efficient instruction execution in 1-intruction 1-clock mode by 3-stage pipeline architecture parallel processing. It has the data flash memory area which can be written by software.

In addition, the on-chip debug function that is installed enables software debugging and programming.

FEATURES

- CPU
 - 16-bit RISC CPU (CPU name: nX-U16/100)
 - Instruction system: 16-bit length instruction
 - Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on
 - On-chip debug function built in
 - Minimum instruction execution time 30.5 μs (at 32.768 KHz system clock) 0.063 μs (at 16 MHz system clock)
- Internal memory
 - Flash memory* (program area) Rewrite count 100 cycles ML620Q131B: 8 Kbyte (4K x 16 bits) ML620Q132B: 16 Kbyte (8K x 16 bits) ML620Q133B: 24 Kbyte (12K x 16 bits) ML620Q134B: 8 Kbyte (4K x 16 bits) ML620Q135B: 16 Kbyte (8K x 16 bits) ML620Q136B: 24 Kbyte (12K x 16 bits)
 - Flash memory (data area) Rewrite count 10,000 cycles
 - 2 Kbyte (1K x 16 bits)
 - SRAM
 - 2 Kbyte (2K x 8 bits)
 - *: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc. SuperFlash® is a registered trademark of Silicon Storage Technology, Inc.
- Interrupt controller
 - Non-maskable interrupt source: 2 (Internal sources: BACK-UP CLOCK, WDT)
 - Maskable interrupt sources: 30 (Internal sources: 25, External sources: 5)
 - Four interrupt levels and masking function
- Time base counter
 - Low-speed time base counter × 1 channel
- Watchdog timer
 - Non-maskable interrupt and reset
 - (The first overflow generates an interrupt, and the second overflow generates a reset) - Free running
 - Overflow period: 4 types selectable (125 ms, 500 ms, 2 s, and 8 s at 32.768 kHz)



- Timers
 - 8 bits x 10 ch (16-bit configuration available)
 - Continuous timer mode/one-shot timer mode
 - Timer start/stop function by software/external trigger input
- PWM
 - Resolution 16 bits x 1 ch
 - Continuous PWM mode/one-shot PWM mode
 - PWM start/stop function by software/external trigger input
- Synchronous serial port
 - Master/slave selectable
 - LSB first/MSB first selectable
 - 8-bit length/16-bit length selectable
 - Operation in the SPI mode 0/3
 - Overflow detection function
- UART
 - Full-duplex communication x 1 ch
 - Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
 - Positive logic/negative logic selectable
 - Internal baud rate generator
- I²C bus interface
 - Master x 1ch
 - Standard mode (100 kbit/s) and fast mode (400 kbit/s) are supported
 - Slave x 1ch
 Standard mode (100 kbit/s) and fast mode (400 kbit/s) are supported
- Successive approximation type A/D converter
 - 10-bit A/D converter
 - ML620Q131B/ ML620Q132B/ ML620Q133B : Input 6 ch
 - ML620Q134B/ ML620Q135B/ML620Q136B : Input 8 ch
- Analog Comparator
 - Operation voltage range: VDD = 1.8 to 5.5 V
 - Hysteresis width (only comparator 0): 20 mV (Typ.)
 - Interrupts allow edge selection and sampling selection
- DUTY measurement circuit
 - DUTY ratio measurement by inputting PWM signals with frequencies from 2 KHz to 64 KHz
 - DUTY measurement interrupt: 4 types selectable (64 µs, 0.51 ms, 1.09 ms, 2.18 ms)
- General-purpose ports (including secondary functions)
- Input-only port

1 ch (including secondary functions, also used by the on-chip debug pin) I/O port

ML620Q131B/ML620Q132B/ML620Q133B: 10 ch (including secondary functions) ML620Q134B/ML620Q135B/ML620Q136B: 14 ch (including secondary functions)

ML620Q131B/2B/3B/4B/5B/6B

- Reset
 - RESET_N pin reset
 - Reset by power-on detection
 - Reset by the watchdog timer (WDT) overflow
 - Reset by RAM parity error (enable/disable can be selected)
 - Reset by voltage level detection 0 (VLS0) (enable/disable can be selected)
 - Reset by voltage level detection 1 (VLS1) (enable/disable can be selected)
 - Reset by prohibition program address change
- Voltage level detect function
 - 2 ch
 - Threshold voltage: 12 values selectable
 - Interrupt generation or reset generation can be selected
- Clock
 - Low-speed clock
 - Internal low-speed RC oscillation (32.768 KHz)
 - High-speed clock
 PLL oscillation @ internal high-speed RC oscillation (32 MHz*1)
 High-speed crystal oscillation (4 MHz)
 PLL oscillation @ high-speed crystal oscillation (32 MHz*1*2)
 - Selection of high-speed clock mode by software
 PLL oscillation @ internal high-speed RC oscillation mode (16 MHz)
 High-speed crystal oscillation mode (4 MHz)
 PLL oscillation @ high-speed crystal oscillation mode (16 MHz)
 - ^{*1}) 32 MHz can be used only as the PWMC clock.
 - The maximum frequency of the system clock is 16 MHz.
 - *²) To use the high-speed crystal oscillation and PLL oscillation @ high-speed crystal oscillation, be sure to connect the high-speed crystal (4 MHz).
- Power management
 - HALT mode: Suspends the instruction execution by CPU (peripheral circuits are in operating states)
 - STOP mode: Stops the low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
 - Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, 1/8, or 1/16 of the oscillation clock)
 - Block Control Function: Powers down (reset registers and stop clock supply) the circuits of unused function blocks

• Shipment

 16-pin plastic SSOP 	
ML620Q131B-xxxMB	(Blank part: ML620Q131B-NNNMB)
ML620Q132B-xxxMB	(Blank part: ML620Q132B-NNNMB)
ML620Q133B-xxxMB	(Blank part: ML620Q133B-NNNMB)
xxx: ROM code number	

- 16-pin WQFN
 ML620Q131B-xxxGD
 ML620Q132B-xxxGD
 ML620Q133B-xxxGD
 ML620Q133B-xxxGD
 ML620Q133B-xxxGD
 ML620Q133B-xxxGD
 (Blank part: ML620Q133B-NNNGD)
 xxx: ROM code number
- 20-pin plastic TSSOP ML620Q134B-xxxTD ML620Q135B-xxxTD ML620Q136B-xxxTD xxx: ROM code number
- 20-pin plastic SSOP ML620Q134B-xxxMB ML620Q135B-xxxMB ML620Q136B-xxxMB xxx: ROM code number

(Blank part: ML620Q135B-NNNTD) (Blank part: ML620Q136B-NNNTD)

(Blank part: ML620Q134B-NNNTD)

(Blank part: ML620Q134B-NNNMB) (Blank part: ML620Q135B-NNNMB) (Blank part: ML620Q136B-NNNMB)

- Guaranteed operating range
 - Operating temperature: -40 to 105 °C
 - Operating voltage: VDD = 1.6 to 5.5 V

The difference of ML620Q130B series is shown below.

Feature	ML620Q131B	ML620Q132B	ML620Q133B	ML620Q134B	ML620Q135B	ML620Q136B
	WIE020Q101B	WIE020Q102B	WIE020Q100B	WIE020Q104D	ME020Q100D	WIE020Q100D
Shipment		16-pin SSOP/ 16-pin WQFN			20-pin TSSOP/ 20-pin SSOP	
FLASH capacity (Program area)	8 KB	16 KB	24 KB	8 KB	16 KB	24 KB
Number of input channels for successive approximation type A/D converter	3	6 ch			8 ch	
Number of input-only		1			1	
ports	(also used	by the on-chip of	debug pin)	(also used	by the on-chip	debug pin)
Number of I/O ports		10			14	

BLOCK DIAGRAM

ML620Q131B/ML620Q132B/ML620Q133B Block Diagram

"*" indicates the secondary, tertiary or quarternary function.



Figure 1-1 ML620Q131B/ML620Q132B/ML620Q133B Block Diagram

ML620Q134B/ML620Q135B/ML620Q136B Block Diagram

"*" indicates the secondary, tertiary or quarternary function.



Figure 1-2 ML620Q134B/ML620Q135B/ML620Q136B Block Diagram

FEDL620Q130B-03

ML620Q131B/2B/3B/4B/5B/6B

PIN CONFIGURATION

Pin Layout of ML620Q131B/ML620Q132B/ML620Q133B 16pin SSOP Package



Figure 2 Pin Layout of ML620Q131B/ML620Q132B/ML620Q133B 16pin SSOP Package

Pin Layout of ML620Q131B/ML620Q132B/ML620Q133B 16pin WQFN Package



Figure 3 Pin Layout of ML620Q131B/ML620Q132B/ML620Q133B 16pin WQFN Package

FEDL620Q130B-03

LAPIS Technology Co., Ltd.

ML620Q131B/2B/3B/4B/5B/6B

Pin Layout of ML620Q134B/ML620Q135B/ML620Q136B 20pin TSSOP/SSOP Package



Figure 4 Pin Layout of ML620Q134B/ML620Q135B/ML620Q136B 20pin TSSOP/SSOP Package

ML620Q131B/2B/3B/4B/5B/6B

PIN LIST

						Ta	ble 1	Pin List						
PAD	PAD	PAD		Primary	function	Se	condary	function	Te	rtiary fu	nction	Quartie	c functio	n
No. (16pin SSOP)	No. (16pin WQFN)	No. (20pin TSSOP/ SSOP)	Pin name	I/O	Feature	Pin name	I/O	Feature	Pin name	I/O	Feature	Pin name	I/O	Feature
14	12	18	V _{DD}	I/O	Positive power supply pin input/output		_	_	_		_	-		_
12	10	16	V _{DDL}	I/O	Power supply pin for internal logic (Internal generation)	_	_	_	_	_	-	-	_	—
13	11	17	V _{ss}	I/O	Negative power supply pin input/output	_	_	-		7			_	_
5	3	7	RESET_N	I	Reset input pin	—	—		—	_	—		—	—
6	4	8	TEST1_N	I	Input pin for testing	_	—	_					_	—
16	13	20	PA0/ LED0/ EXI0/ AIN0/ RXD1	I/O	I/O port/ LED drive External interrupt 0/ AD input 0/ UART1 reception	PWMC	ο	PWMC output	OUTCLK	0	High-speed clock output	SDA	I/O	l ² C data I/O
9	8	11	PA1/ EXI1/ AIN1/ CMP1P	I/O	I/O port/ External interrupt 1/ AD input 1/ Comparator 1 Non-inverting input	-		Ē	LSCLK	0	Low-speed clock output	SOUT0	0	SSIO data output
7	6	9	PA2/ EXI2/ TEST0	I	input port/ External interrupt 2/ Input pin for testing		-		_			_		_
_	-	5	PA3/ AIN6	I/O	I/O port/ AD input 6	1	J	-	SDA	I/O	I ² C data I/O			_
_	-	15	PA4/ AIN7	I/O	I/O port/ AD input 7	SIN0	Т	SSIO data input	_	_	_	_	—	_
_	_	6	PA5	I/O	I/O port	SCK0	I/O	SSIO clock I/O	SCL	I/O	I ² C clock I/O	_	—	_
_	_	14	PA6	1/0	I/O port	SOUTO	ο	SSIO data output	_	_	_	_	—	_
3	1	3	PB0/ EXI4/ AIN2/ RXD0/ DUTI	1/0	I/O port/ External interrupt 4/ AD input 2/ UART0 reception/ DUTY measurement	PWMC	ο	PWMC output	SCL	I/O	I ² C clock I/O	CMP1OUT	0	CMP1 output
4	2	4	PB1/ EXI5/ AIN3	I/O	I/O port/ External interrupt 5/ AD input 3	TXD1	0	UART1 transmission	TXD0	0	UART0 transmission	CMP0OUT	0	CMP0 output
1	16	1	PB2	I/O	I/O port	OSC0	I	High-speed oscillation		_	_	CMP0POUT	0	CMP0P output
2	15	2	PB3	I/O	I/O port	OSC1	0	High-speed oscillation	_	_	—	CMP0NOUT	0	CMP0N output

Table 1 Pin List

FEDL620Q130B-03

ML620Q131B/2B/3B/4B/5B/6B

PAD	PAD	PAD		Primary	function	Se	condary	function	Te	rtiary fur	nction	Quarti	c functio	n
No. (16pin SSOP)	PAD No. (16pin WQFN)	No. (20pin TSSOP/ SSOP)	Pin name	I/O	Feature	Pin name	I/O	Feature	Pin name	I/O	Feature	Pin name	I/O	Feature
10	7	12	PB4/ CMP0P	I/O	I/O port/ Comparator 0 Non-inverting input	TXD1	0	UART1 transmission	TXD0	0	UART0 transmissio n	SINO	I	SSIO data input
11	9	13	PB5/ RXD0/ CMP0M	I/O	I/O port/ UART0 reception/ Comparator 0 Inverting input	OUTCLK	0	High-speed clock output	TMJOUT	0	Timer J output	SCK0	I/O	SSIO clock I/O
8	5	10	PB6/ AIN4/ RXD1	I/O	I/O port/ AD input 4/ UART1 reception	LSCLK	0	Low-speed clock output	TMFOUT	0	Timer F output	SDA	I/O	I ² C data I/O
15	14	19	PB7/ LED1/ AIN5/ DUTI	I/O	I/O port/ LED drive AD input 5/ DUTY measurement	TXD1	0	UART1 transmission	SCL	1/0	I ² C clock I/O	PWMC	ο	PWMC output

FEDL620Q130B-03

ML620Q131B/2B/3B/4B/5B/6B

PIN DESCRIPTION

		Table 2 Pin Description (1/4)		
Pin name	I/O	Description	Primary/ Secondary/ Tertiary/ Quartic	Logic
System				
RESET_N	I	Reset input pin. When this pin is set to a "L" level, system reset mode is set and the internal section is initialized. When this pin is set to a "H" level subsequently, program execution starts. The RESET_N pin does not have an internal pull-up resistor.	-	Negative
OSC0	I	Crystal connection pin for the high-speed clock.	Secondary	_
OSC1	0	A crystal oscillator is connected to this pin (4 MHz max.), and capacitors C_{DH} and C_{GH} (see measurement circuit 1) are connected between this pin and V_{SS} . This pin is used as the secondary function of the PB2 and PB3 pins.	Secondary	_
LSCLK	0	Low-speed clock output. This pin is used as the tertiary function of the PA1 pin or the secondary function of the PB6 pin.	Secondary/ Tertiary	
OUTCLK	0	High-speed clock output pin. This pin is used as the tertiary function of the PA0 pin or the secondary function of the PB5 pin.	Tertiary	_
General-purpose	e input	t port		
PA2	Ι	General-purpose input port.		Positive
General-purpose	e input	t/output port		
PA0 to PA1 PB0~PB7	I/O	General-purpose input/output port. This cannot be used as the general input/output port when used as the secondary to quartic functions.	_	Positive
PA3 to PA6	I/O	General-purpose input/output port. This cannot be used as the general input/output port when used as the secondary to quartic functions. Not available in ML620Q131B/ML620Q132B/ML620Q133B.	_	Positive
Serial (UART)				
TXD0	0	UART0 transmit pin. This pin is used as the tertiary function of the PB1 and PB4 pins.	Tertiary	Positive
TXD1	0	UART1 transmit pin. This pin is used as the secondary function of the PB1, PB4, and PB7 pins.	Secondary	Positive
RXD0	-	UART0 receive pin. This pin is used as the primary function of the PB0 and PB5 pins.	Primary	Positive
RXD1		UART1 receive pin. This pin is used as the primary function of the PA0 and PB6 pins.	Primary	Positive
I ² C Bus Interface)			
SDA	I/O	NMOS open drain pin for I ² C data input/output. This pin is used as the quartic function of the PA0 pin, the tertiary function of the PA3 pin, or the quartic function of the PB6 pin. A pull-up resistor is connected externally.	Tertiary/ Quartic	Positive
SCL	I/O	NMOS open drain pin for I ² C clock input/output. This pin is used as the tertiary function of the PA5 pin, the tertiary function of the PB0 pin, or the tertiary function of the PB7 pin. A pull-up resistor is connected externally.	Tertiary	Positive

Table 2 Pin Description (1/4)

FEDL620Q130B-03

ML620Q131B/2B/3B/4B/5B/6B

		Table 2 Pin Description (2/4)		
Pin name	I/O	Description	Primary/ Secondary/ Tertiary/ Quartic	Logic
Synchronous se	erial (SS	SIO)		
SIN		Synchronous serial data input pin. This pin is used as the secondary function of the PA4 pin or the quartic function of the PB4 pin.	Secondary/ Quartic	Positive
SCK0		High-speed clock input pin. This pin is used as the secondary function of the PA5 pin or the quartic function of the PB5 pin.	Secondary/ Quartic	_
SOUT0	0	High-speed clock output pin. This pin is used as the quartic function of the PA1 pin or the secondary function of the PA6 pin.	Secondary/ Quartic	Positive
PWM				
PWMC	0	PWMC output pin. This pin is used as the secondary function of the PA0 and PB0 pins or the quartic function of the PB7 pin.	Secondary/ Quartic	Positive/ negative
External interru	pt			
EXI0 to 2	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. This pin is used as the primary function of the PA0 to PA2 pins.	Primary	Positive/ negative
EXI4,5	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. This pin is used as the primary function of the PB0 and PB1 pins.	Primary	Positive/ negative
Timer				
TnTG	I	External trigger input pin of the timer 0, timer 1, timer E, timer F, timer G, timer H, timer I, timer J, timer K, or timer L. This pin is used as the primary function of the PA0 to PA2 and PB0 to PB7 pins.	Primary	_
TMJOUT	0	Timer J output pin. This pin is used as the tertiary function of PB5.	Tertiary	Positive
TMFOUT	0	Timer F output pin. This pin is used as the tertiary function of PB6.	Tertiary	Positive
LED drive				
LED0, 1	0	Pins for LED driving. Allocated to the primary function of the PA0 and PB7 pins.	Primary	Positive/ negative

Table 2 Pin Description (2/4)

FEDL620Q130B-03

ML620Q131B/2B/3B/4B/5B/6B

		Table 2 Pin Description (3/4)		
Pin name	I/O	Description	Primary/ Secondary/ Tertiary/ Quartic	Logic
Successive app	roximat	ion type A/D converter		
AINO	I	Ch0 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA0 pin.	Primary	—
AIN1	I	Ch1 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA1 pin.	Primary	—
AIN2	I	Ch2 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB0 pin.	Primary	_
AIN3	Ι	Ch3 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB1 pin.	Primary	
AIN4	I	Ch4 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB6 pin.	Primary	_
AIN5	I			_
AIN6	I	Ch6 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA3 pin. Not available in ML620Q131B/ML620Q132B/ML620Q133B.	Primary	_
AIN7	I	Ch7 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA4 pin. Not available in ML620Q131B/ML620Q132B/ML620Q133B.	Primary	_
Comparator				
CMP0P	I	Comparator 0 non-inverting input. This pin is used as the primary function of the PB4 pin.	Primary	_
CMP0M	I	Comparator 0 inverting input. This pin is used as the primary function of the PB5 pin.	Primary	_
CMP0OUT	0	Comparator 0 output pin. This pin is used as the quartic function of the PB1 pin.	Quartic	_
CMP0POUT	0	Comparator 0 output pin. This pin is used as the quartic function of the PB2 pin.	Quartic	_
CMP0NOUT	0	Comparator 0 output pin. This pin is used as the quartic function of the PB3 pin.	Quartic	
CMP1P	I	Comparator 1 non-inverting input. This pin is used as the primary function of the PA1 pin.	Primary	—
CMP1OUT	0	Comparator 1 output pin. This pin is used as the quartic function of the PB0 pin.	Quartic	_
DUTY measure	ment ci	rcuit		
DUTI	I	PWM waveform input for the DUTY measurement circuit. This pin is used as the primary function of the PB0 and PB7 pins.	Primary	—

FEDL620Q130B-03

ML620Q131B/2B/3B/4B/5B/6B

		Table 2 Pin Description (4/4)		
Pin name	I/O	Description	Primary/ Secondary/ Tertiary/ Quartic	Logic
For testing			L	1
TEST0	Ι	Input pin for testing. This pin is used as the primary function of the PA2 pin.	—	Positive
TEST1_N	Ι	Input pin for testing. A pull-up resistor is internally connected.	—	Negative
Power supply				
V _{SS}		Negative power supply pin.	—	_
V _{DD}	—	Positive power supply pin.	—	—
V _{DDL}	—	Power supply pin for internal logic (internally generated). Capacitor C_L (see measurement circuit 1) is connected between this pin and V_{SS} .	-	—

TERMINATION OF UNUSED PINS

Table 3 Termination of unused pins

Pin	Recommended pin termination
RESET_N	Pull up to V _{DD} , or V _{DD}
TEST1_N	open
PA0 to PA1	open
PA2/TEST0	V _{SS}
PA3 to PA6	open
PB0 to PB7	open

Note:

The unused input ports or unused input/output ports should not be configured as high-impedance inputs and left open. If the corresponding pins are configured as high-impedance inputs and left open, because the input buffer of both Nch and Pch MOS transistor turn on, the supply current may become excessively large. Therefore, it is recommended to configure those pins as either inputs with a pull-down resistor/pull-up resistor or outputs.

FEDL620Q130B-03

ML620Q131B/2B/3B/4B/5B/6B

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

-				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	V _{DD}	Ta = 25°C	-0.3 to +6.5	V
Power supply voltage 2	V _{DDL}	Ta = 25°C	-0.3 to +2.0	V
Input voltage	V _{IN}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Output voltage	V _{OUT}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Output current 1 (PA0 to PA1) (PA3 to PA6)* (PB0 to PB7)	I _{OUT1}	Ta = 25°C	-12 to +11	mA
Output current 2 (PA0) (PB7)	I _{OUT2}	Ta = 25°C When N-channel open drain output mode is selected	-12 to +20	mA
Power dissipation	PD	Ta = 25°C	1	W
Storage temperature	T _{STG}	-	-55 to +150	°C

* : ML620Q131B/ ML620Q132B/ ML620Q133B do not have the peripherals.

Recommended Operating Conditions

				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Range	Unit
Operating temperature	TOP	-	-40 to +105	°C
Operating voltage	V _{DD}	—	1.6 to 5.5	V
Operating frequency (CDLI)	4	V _{DD} = 1.6 to 5.5V	30k to 32.768k	Hz
Operating frequency (CPU)	f _{OP}	V _{DD} = 1.8 to 5.5V	30k to 16M	
High-speed crystal oscillation frequency	f _{хтн}	$V_{DD} = 1.8$ to 5.5V	4.0M	Hz
High-speed crystal oscillation	C _{DH}	Use NX8045GE (NIHON	16	pF
external capacitor	C _{GH}	DEMPA KOGYO CORP.)	16	pi
Capacitor externally connected to V _{DD} pin	Cv		2.2±30% or more	μF
Capacitor externally connected to VDDL pin	CL	—	2.2±30%	μF

Flash Memory Operating Conditions

hash Memory Operating Cond					$(V_{SS} = 0)$
Parameter	Symbol	Co	ondition	Range	Unit
		Data flash mer	nory, At write/erase	-40 to +105	
Operating temperature	T _{OP}	Flash ROM	1, At write/erase	0 to +40	°C
Operating voltage	V _{DD}	At w	rite/erase	1.6 to 5.5	V
Maximum rewrite count *1	C _{EPD}	Da	ta Flash	10,000	timoo
Maximum rewrite count	CEPP	Program Flash		100	times
	_	Chip erase		All area	_
		Discharge	Program Flash	4	KB
Erase unit	_	Block erase	Data Flash	2	KB
	_	Sec	tor erase	1	KB
Erase time	_	•	lock erase, Sector erase	100	ms
Write unit	_		_	1 word (2 Bytes)	_
Write time (Max.)	_	1 wor	d (2 Bytes)	40	μS
Data retention period	Y _{DR}		_	15	years

*1: One rewrite cycle includes both one time erase and one time write, it counts as one even if the erase is aborted.

FEDL620Q130B-03

ML620Q131B/2B/3B/4B/5B/6B

DC Characteristics (Supply Current)

(V_{DD}=1.6 to 5.5V, V_{SS} =0V, Ta=-40 to +105°C, unless otherwise specified)

		(VDD=1.0 to 5	.00, 055 - 00	, iu= +0 i	5 1 105 0, 0		n wibe op	comca)
Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	Meas uring circuit
Supply ourront 1	IDD1	CPU is in STOP state. Low-speed oscillation is	Ta = -40 to +105°C	—	1	22		
Supply current 1	ושטו	stopped. V _{DD} =5.0V	Ta = -40 to +85°C	—	1	9		
Supply current 2	IDD2		PU is in HALT state (LTBC,WBC: Operating ¹). High-speed oscillation is topped.			26	μΑ	
Supply current 3	IDD3	CPU: Running at 32kHz* ² High-speed oscillation is stopped V _{DD} =3.0V	PU: Running at 32kHz* ² igh-speed oscillation is stopped.					
Supply current 4	IDD4	CPU: Running at 16MHz PLL os mode used High-speed crystal o VDD=5.0V	U .		4.5	5.5	mA	
Supply current 5	IDD5	CPU: Running at 16MHz PLL os mode used High-speed RC oscil VDD=5.0V	ŭ	_	4.5	5.5		

*¹ : LTBC and WDT is operating, Significant bits of BLKCON0 to BLKCON7 registers are all "1" *² : CPU running rate is 100%

FEDL620Q130B-03

ML620Q131B/2B/3B/4B/5B/6B

DC Characteristics (VOHL, IOHL)

```	,	(V	_{DD} =1.6 to 5.5V, V _{SS} =0V	, Ta=–40	to +105°	C, unless	otherwi	se specified)
Parameter	Symbol	Co	Condition			Max.	Unit	Measuring circuit
Output voltage 1 (PA0 to PA1)	VOH1	IOH1 :	IOH1 = -0.5mA			_		
(PA3 to PA6)* (PB0 to PB7)	· VOL1 IO		IOL1 = +0.5mA		—	0.5		
			$\begin{array}{l} \text{IOL2} = +10\text{mA} \\ \text{V}_{\text{DD}} \geq 5.0\text{V} \end{array}$	_	—	0.5	V	
Output voltage 2		When N-channel	$\begin{array}{l} \text{IOL2} = +8\text{mA} \\ \text{V}_{\text{DD}} \geq 3.0\text{V} \end{array}$	_	_	0.5		2
(PA0) (PB7)	VOL2	open drain output mode is selected	$IOL3 = +3mA$ $V_{DD} \ge 2.0V$	-	_	0.4		
			IOL3 = +2mA 2.0V > V _{DD} ≥ 1.8V	77	-	VDD* 0.2		
Output leakage current	ЮОН		H = V _{DD} pedance state)			1		
(PA0 to PA1) (PA3 to PA6)* (PB0 to PB7)	IOOL		_ = V _{ss} pedance state)	-1		_	μA	3

*: ML620Q131B/ ML620Q132B/ ML620Q133B do not have the peripherals.

### **DC Characteristics (IIHL)**

		(V _{DD} =1.6 to 5.5V, V _{SS} =0V	, Ta=–40	to +105°	C, unless	otherwi	se specified)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Measuring circuit
Input current 1	IIH1	VIH1 = V _{DD}	_	_	1		
(RESET_N)	IIL1	VIL1 = V _{SS}	-1				
Input current 2	IIH2	$VIH2 = V_{DD}$	_	_	1		
(TEST1_N)	IIL2	$VIL2 = V_{SS}$	-1500	-300	-20		
lanut sumant 0	IIH3	VIH3 = $V_{DD}$ (when pulled down)	2	30	250	μA	4
Input current 3 (PA0 to PA1)	IIL3	VIL3 = $V_{SS}$ (when pulled up)	-250	-30	-2		
(PA2/TEST0) (PA3 to PA6)*	IIH3Z	VIH3 = V _{DD} (in high-impedance state)	_	_	1		
(PB0 to PB7)	IIL3Z	VIL3 = V _{SS} (in high-impedance state)	-1	_	_		

*: ML620Q131B/ ML620Q132B/ ML620Q133B do not have the peripherals.

#### FEDL620Q130B-03

### ML620Q131B/2B/3B/4B/5B/6B

### **DC Characteristics (VIHL)**

		(V _{DD} =1.6 to 5.5V, V _{SS} :	=0V, Ta=-4	40 to +10	5°C, unless	s otherwis	se specified)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Measuring circuit
Input voltage 1 (RESET_N) (TEST1_N)	VIH1	_	0.7× V _{DD}	—	V _{DD}	Ň	
(PA0 to PA1) (PA2/TEST0) (PA3 to PA6)* (PB0 to PB7)	VIL1	_	0	_	0.3× V _{DD}	V	5
Input pin capacitance (RESET_N) (TEST1_N) (PA0 to PA1) (PA2/TEST0) (PA3 to PA6)* (PB0 to PB7)	CIN	f = 10kHz Ta = 25°C	Q		10	pF	_

*: ML620Q131B/ ML620Q132B/ ML620Q133B do not have the peripherals.

### ML620Q131B/2B/3B/4B/5B/6B

Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	Meas uring circuit
			Rise	1.64	1.67	1.70		
		VLS03 to 0 = 00H	Fall	1.60	1.63	1.66		
			Rise	1.74	1.77	1.81		
		VLS03 to 0 = 01H	Fall	1.70	1.73	1.77		
		\/I to 0	Rise	1.84	1.88	1.91		
		VLS03 to 0 = 02H	Fall	1.80	1.84	1.87		
		VLS03 to 0 = 03H	Rise	1.94	1.98	2.02		
		VLS03 to 0 = 03H	Fall	1.90	1.94	1.98		
		VLS03 to 0 = 04H	Rise	2.05	2.09	2.13		
		VLS03 10 0 = 04H	Fall	2.00	2.04	2.08		
Voltage Level		VLS03 to 0 = 05H	Rise	2.45	2.50	2.55		
Supervisor 0	N/	VLS03 10 0 = 05H	Fall	2.40	2.45	2.50		
VLS0) V _{VLS0}	V _{VLS0}	VLS03 to 0 = 06H	Rise	2.56	2.61	2.66		
		VL303 10 0 = 00H	Fall	2.50	2.55	2.60	V	
		VLS03 to 0 = 07H	Rise	2.66	2.71	2.76		
			Fall	2.60	2.65	2.70		
		VLS03 to 0 = 08H	Rise	2.76	2.81	2.87		1
			Fall	2.70	2.75	2.81		
			Rise	2.86	2.92	2.97	V	1
		VLS03 to 0 = 09H	Fall	2.80	2.86	2.91		
			Rise	2.96	3.02	3.08	1	
		VLS03 to 0 = 0AH	Fall	2.90	2.96	3.02		
			Rise	4.01	4.09	4.17		
		VLS03 to 0 = 0BH	Fall	3.90	3.98	4.06		
		VLS13 to 0 = 0	ОН	1.60	1.63	1.66		
		VLS13 to 0 = 0	1H	1.70	1.73	1.77		
		VLS13 to 0 = 0	2H	1.80	1.84	1.87		
		VLS13 to 0 = 0		1.90	1.94	1.98		
Voltage Level		VLS13 to 0 = 0		2.00	2.04	2.08		
Supervisor 0		VLS13 to 0 = 0		2.40	2.45	2.50	1	
(VLS1)		VLS13 to 0 = 0		2.50	2.55	2.60	1	
threshold voltage		VLS13 to 0 = 0		2.60	2.65	2.70	1	
-		VLS13 to 0 = 0		2.70	2.75	2.81	1	
		VLS13 to 0 = 0		2.80	2.86	2.91	1	
		VLS13 to 0 = 0/		2.90	2.96	3.02	1	
		VLS13 to 0 = 0		3.90	3.98	4.06	1	

# DC Characteristics (Voltage Level Supervisor)

#### FEDL620Q130B-03

# ML620Q131B/2B/3B/4B/5B/6B

### **DC Characteristics (Analog Comparator)**

		(V _{DD} =1.6 to 5.5V, V _{SS} =0V	, Ta=–40 t	o +105°C, ⊧	unless othe	rwise sp	ecified)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Meas uring circui
Comparator0 Comparator1 Operating voltage	V _{DD}	_	1.8	_	5.5	V	_
Comparator0 same phase input voltage range	V _{CMR}	V _{DD} = 1.8 to 5.5V	0.1	-	V _{DD} -1.5	V	
Comparator0	V _{HYSP}	Ta = 25°C, V _{DD} = 5.0V	10	20	30		
Hysteresis	VHYSP	$V_{DD} = 5.0V$	5	20	35		1
Comparator0 input offset	V _{CMOF}	$Ta = 25^{\circ}C, V_{DD} = 5.0V$		-	7	mV	1
Comparator reference voltage	V _{CMREF}	Ta = 25°C V _{DD} = 1.8 to 5.5V	-25	-	25		
error *1		V _{DD} = 1.8 to 5.5V	-50	-	50		

#### Measuring circuit

#### Measuring circuit 1



(*2) Measured at the specified output pins.

#### ML620Q131B/2B/3B/4B/5B/6B





*3: Measured at the specified input pins.

#### Measuring circuit 5



*1: Input logic circuit to determine the specified measuring conditions.

#### ML620Q131B/2B/3B/4B/5B/6B

### **AC Characteristics (Oscillation Circuit)**

		$(V_{DD}=1.6 \text{ to } 5.5 \text{V}, \text{V}_{S})$	_s =0V, Ta	=–40 to +10	5°C, unless (	otherwise	specified)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Measur ing circuit
		Ta= +25°C	Тур -1%	32.768k	Тур +1%	Hz	
Low-speed RC oscillator frequency	f _{RCL}	Ta= -40 to 85°C	Тур -2.5%	32.768k	Тур +2.5%	Hz	
		Ta= -40 to 105°C	Тур -3%	32.768k	Тур +3%	Hz	
PLL oscillation frequency* ¹	4	Ta= -20 to 85°C, V _{DD} = 1.8 to 5.5V	Тур -1%	32	Тур +1%	MHz	
PLL oscillation frequency	f _{PLL}	Ta= -40°C to +105°C, V _{DD} = 1.8 to 5.5V	Тур -1.5%	32	Typ +1.5%	MHz	1
Low-speed RC oscillation start time* ¹	T _{RCL}	_			65	μs	
High-speed RC oscillation start time* ¹	T _{RCH}	V _{DD} = 1.8 to 5.5V	_	-	5	μs	
High-speed crystal oscillation start time* ¹	T _{XTH}	V _{DD} = 1.8 to 5.5V	-	2	20	ms	
PLL oscillation start time	T _{PLL}	V _{DD} = 1.8 to 5.5V	—	_	2	ms	

*¹: 4096 clock average. The CPU clock is max. f_{PLL}/2.
 *²: Use 4MHz Crystal Oscillator NX8045GE (NIHON DEMPA KOGYO CORP.)

#### AC Characteristics (Power On Reset Sequence)

	s =0V, Ta	=-40 to +10	5°C, unless (	otherwise	specified)		
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Measur ing circuit
Reset pulse width	P _{RST}	_	100	—	_	-	
Reset noise rejection pulse width	P _{NRST}	—		_	0.4	μs	1
Power On Reset rising time	T _{POR}	—	_	—	10	ms	

#### When using **RESET_N** pin



P_{RST:} Reset pulse width

#### When using power on reset



T_{POR}: Power On Reset V_{DD} Rising Time

#### ML620Q131B/2B/3B/4B/5B/6B

# (V_{DD}=1.6 to 5.5V, V_{SS} =0V, Ta=-40 to +105°C, unless otherwise specified) Parameter Symbol Condition Min. Тур. Max. Unit External interrupt disable Interrupt: Enabled (MIE = 1), 2.5 × 3.5 × $\mathsf{T}_{\mathsf{NUL}}$ _ μs CPU is executing NOP instruction period LSCLK LSCLK EXI0 to EXI2, EXI4 to EXI5 (Rising-edge interrupt) t_{NUL} EXI0 to EXI2, EXI4 to EXI5 (Falling-edge interrupt) $\mathbf{t}_{\mathsf{NUL}}$ EXI0 to EXI2, EXI4 to EXI5 (Both-edge interrupt) t_{NUL}

### AC Characteristics (External Interrupt)

### AC Characteristics (Synchronous Serial Port)

		(V _{DD} =1.6 to 5.5V, V _{SS} =0V, Ta=-40 to +105°C, unless otherwise specified									
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit					
SCK input cycle (slave mode)	t _{SCYC}	—	1	—	—	μS					
SCK output cycle (master mode)	t _{SCYC}	—	—	SCK ^(*1)	—	sec					
SCK input pulse width (slave mode)	t _{SW}	_	200	—	—	ns					
SCK output pulse width (master mode)	t _{SW}	—	SCK ^(*1) ×0.4	SCK ^(*1) ×0.5	SCK ^(*1) ×0.6	sec					
SOUT output delay time (slave mode)	t _{SD}	—	—	—	360	ns					
SOUT output delay time (master mode)	t _{SD}	_	_	—	160	ns					
SIN input setup time (slave mode)	t _{SS}	-	80		-	ns					
SIN input setup time (Master mode)	t _{SS}	-	180			ns					
SIN input hold time	t _{SH}	_	80	-	—	ns					

*1: Clock period selected by S0CK3–0 of the serial port n mode register (SIO0MOD1)



*: Indicates the secondary function of the corresponding port.

#### AC Characteristics (I2C Bus Interface: Standard Mode 100kHz)

	(V _{DD} =	1.6 to 5.5V, V _{SS} =0V, Ta=–4	0 to +105°0	C, unless o	therwise s	pecified)
Deverseter	Ci implicati	Condition		Rating		ا ا ا
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
SCL clock frequency	f _{SCL}	_	0		100	kHz
SCL hold time (start/restart condition)	t _{HD:STA}	_	4.0			μS
SCL "L" level time	t _{LOW}	_	4.7			μS
SCL "H" level time	t _{HIGH}	_	4.0			μS
SCL setup time (restart condition)	t _{SU:STA}	—	4.7			μS
SDA hold time	t _{HD:DAT}	_	0			μS
SDA setup time	t _{SU:DAT}		0.25		_	μS
SDA setup time (stop condition)	t _{SU:STO}		4.0	_	—	μS
Bus-free time	t _{BUF}	_	4.7		-	μS

#### AC Characteristics (I2C Bus Interface: Fast Mode 400kHz)

	(Vc	_{DD} =1.6 to 5.5V, V _{SS} =0V, Ta=-40	0 to +105°0	C, unless c	therwise s	pecified)
Parameter	Symbol	Condition			Unit	
Falameter	Symbol	Condition	Min.	Тур.	Max.	Unit
SCL clock frequency	f _{SCL}	_	0		400	kHz
SCL hold time (start/restart condition)	t _{HD:STA}		0.6			μS
SCL "L" level time	t _{LOW}	—	1.3			μs
SCL "H" level time	t _{HIGH}		0.6			μS
SCL setup time (restart condition)	tsu:sta	_	0.6			μS
SDA hold time	t _{HD:DAT}	_	0			μS
SDA setup time	t _{SU:DAT}	_	0.1			μS
SDA setup time (stop condition)	tsu:sto	—	0.6			μS
Bus-free time	t _{BUF}		1.3			μs



#### Note:

Current drive ability of PA3, PA5, PB0 and PB6 in N-ch open drain mode is lower than that of PA0 and PB7.

Therefore, the fast mode (400kbps) cannot be available when PA5 or PB0 is set as SCL function and when PA3 or PB6 is set as SDA function.

For more details, see the characteristics of VOL1 and VOL2 in DC Characteristics (VOHL, IOHL).

#### FEDL620Q130B-03

### ML620Q131B/2B/3B/4B/5B/6B

#### Successive Approximation Type A/D Converter

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Resolution	n	_	—	_	10	bits
		$2.7V \le V_{DD} \le 5.5V$	-4	_	+4	
Integral populingarity arror	INL	$2.2V \le V_{DD} < 2.7V$	-6	_	+6	
Integral non-linearity error	INL	$1.8V \le V_{DD} < 2.2V$ SACK bit ^{*1} = 1	-10	_	+10	
		$2.7V \le V_{DD} \le 5.5V$	-3	_	+3	LSB
Differential non-linearity error	DNL	$2.2V \leq V_{DD} < 2.7V$	-5	—	+5	LOD
Differential non-linearity end	DINL	$1.8V \le V_{DD} < 2.2V$ SACK bit ^{*1} = 1	-9		+9	
Zero-scale error	V _{OFF}	$RI \le 5k \Omega$	-6	_	+6	
Full-scale error	FSE	$RI \leq 5k \Omega$	-6	_	+6	
Input impedance	RI	-	—	—	5k	Ω
A/D operating voltage	V _{DD}	_	1.8		5.5	V
Conversion time	t _{CONV}	SACK bit $^{*1} = 0$ SACK bit $^{*1} = 1$	-	13.67 41.26		μs

^{*1}: Bit 1 of SA-ADC control register 0 (SADCON0)



Note: ML620Q131B/ML620Q132B/ML620Q133B do not have AIN7 and AIN6.

### PACKAGE DIMENSIONS

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact LAPIS Technology's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

#### ML620Q131B/ML620Q132B/ML620Q133B Package Dimensions (SSOP16)



(Unit: mm)

#### Notes for Mounting the Surface Mount Type Package



#### ML620Q131B/ML620Q132B/ML620Q133B Package Dimensions (WQFN16)

Notes for Mounting the Surface Mount Type Package



#### ML620Q134B/ML620Q135B/ML620Q136B Package Dimensions (TSSOP20)

Notes for Mounting the Surface Mount Type Package

#### FEDL620Q130B-03

#### ML620Q131B/2B/3B/4B/5B/6B



#### ML620Q134B/ML620Q135B/ML620Q136B Package Dimensions (SSOP20)

Notes for Mounting the Surface Mount Type Package

# **REVISION HISTORY**

Document No.	Date	Page		
		Previous	Current	Description
		Edition	Edition	
FEDL620Q130B-01	Mar. 30, 2017	_	_	1 st revision
FEDL620Q130B-02	_	_	_	Skipped 2 nd revision of English edition
FEDL620Q130B-03	Sep. 28, 2021	-	_	The Company name in the document header, Notes, and
				PACKAGE DIMENSIONS is changed due to company name
				change to "LAPIS Technology Co., Ltd."
		_	4	Added 20-pin plastic SSOP in "Shipment" and "The difference
				of ML620Q130B series"
		_	9	Added 20pin SSOP package pin layout
		_	10	Added 20pin SSOP PAD No. in the "PIN LIST"
		16	16	Revised the description of Note in "TERMINATION OF
				UNUSED PINS"
		-	33	Added 20pin SSOP package dimensions
		34	35	Revised the description of "Notes"

#### <u>Notes</u>

1) The information contained herein is subject to change without notice.

- 2) When using LAPIS Technology Products, refer to the latest product information (data sheets, user's manuals, application notes, etc.), and ensure that usage conditions (absolute maximum ratings, recommended operating conditions, etc.) are within the ranges specified. LAPIS Technology disclaims any and all liability for any malfunctions, failure or accident arising out of or in connection with the use of LAPIS Technology Products outside of such usage conditions specified ranges, or without observing precautions. Even if it is used within such usage conditions specified ranges, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury, fire or the other damage from break down or malfunction of LAPIS Technology Products, please take safety at your own risk measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. You are responsible for evaluating the safety of the final products or systems manufactured by you.
- 3) Descriptions of circuits, software and other related information in this document are provided only to illustrate the standard operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. And the peripheral conditions must be taken into account when designing circuits for mass production. LAPIS Technology disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, and other related information.
- 4) No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Technology or any third party with respect to LAPIS Technology Products or the information contained in this document (including but not limited to, the Product data, drawings, charts, programs, algorithms, and application examples, etc.). Therefore LAPIS Technology shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
- 5) The Products are intended for use in general electronic equipment (AV/OA devices, communication, consumer systems, gaming/entertainment sets, etc.) as well as the applications indicated in this document. For use of our Products in applications requiring a high degree of reliability (as exemplified below), please be sure to contact a LAPIS Technology representative and must obtain written agreement: transportation equipment (cars, ships, trains, etc.), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems, etc. LAPIS Technology disclaims any and all liability for any losses and damages incurred by you or third parties arising by using the Product for purposes not intended by us. Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters, etc.
- 6) The Products specified in this document are not designed to be radiation tolerant.
- 7) LAPIS Technology has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Technology does not warrant that such information is error-free and LAPIS Technology shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
- 8) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. LAPIS Technology shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 9) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act..
- 10) Please contact a ROHM sales office if you have any questions regarding the information contained in this document or LAPIS Technology's Products.
- 11) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Technology.

(Note) "LAPIS Technology" as used in this document means LAPIS Technology Co., Ltd.

Copyright 2017-2021 LAPIS Technology Co., Ltd.

# LAPIS Technology Co., Ltd.

2-4-8 Shinyokohama, Kouhoku-ku, Yokohama 222-8575, Japan http://www.lapis-tech.com/en/