

1

W29N04KW/ZxxBG 4G-BIT 1.8V NAND FLASH MEMORY

Release Date: May 11th, 2022

Revision B



Table of Contents

1.	GE	ENERAL DESCRIPTION	
2.	FE	ATURES	7
3.	PA	ACKAGE TYPES AND PIN CONFIGURATIONS	8
	3.1	Pin Assignment 48-pin TSOP1	8
	3.2	Pin Assignment 63 ball VFBGA (x8)	9
	3.3	Pin Assignment 63 ball VFBGA (x16)	10
	3.4	Pin Descriptions	11
4.	PIN	N DESCRITPIONS	12
	4.1	Chip Enable (#CE)	12
	4.2	Write Enable (#WE)	12
	4.3	Read Enable (#RE)	12
	4.4	Address Latch Enable (ALE)	12
	4.5	Command Latch Enable (CLE)	12
	4.6	Write Protect (#WP)	12
	4.7	Ready/Busy (RY/#BY)	
	4.8	Input and Output (I/Ox)	
5.		OCK DIAGRAM	
6.	ME	EMORY ARRAY ORGANIZATION	14
	6.1	Array Organization (x8)	14
	6.2	Array Organization (x16)	15
7.	MC	ODE SELECTION TABLE	16
8.	CO	DMMAND TABLE	17
9.	DE	EVICE OPERATIONS	18
	9.1	READ Operation	18
		9.1.1 PAGE READ (00h-30h)	18
		9.1.2 RANDOM DATA OUTPUT (05h-E0h)	19
		9.1.3 READ ID (90h)	19
		9.1.4 READ PARAMETER PAGE (ECh)	20
		9.1.5 READ STATUS (70h)	23
		9.1.6 READ UNIQUE ID (EDh)	24
	9.2	PROGRAM Operation	25
		9.2.1 PAGE PROGRAM (80h-10h)	25
		9.2.2 SERIAL DATA INPUT (80h)	25
		9.2.3 RANDOM DATA INPUT (85h)	26
	9.3	COPY BACK Operation	27
		9.3.1 READ for COPY BACK (00h-35h)	27
		9.3.2 PROGRAM for COPY BACK (85h-10h)	27
	9.4	BLOCK ERASE Operation	29
		9.4.1 BLOCK ERASE (60h-D0h)	29
	9.5	RESET Operation	30
		9.5.1 RESET (FFh)	30
	9.6	FEATURE OPERATION	31
		9.6.1 GET FEATURES (EEh)	34

Release Date: May 11th, 2022

Esses winbond

		9.6.2 SET FEATURES (EFh)	35
	9.7	WRITE PROTECT	36
10.	ELE	CTRICAL CHARACTERISTICS	38
	10.1	Absolute Maximum Ratings (1.8V)	38
	10.2	Operating Ranges (1.8V)	38
	10.3	Device Power-up Timing	39
	10.4	DC Electrical Characteristics (1.8V)	40
	10.5	AC Measurement Conditions (1.8V)	41
	10.6	AC Timing Characteristics for Command, Address and Data Input (1.8V)	42
	10.7	AC Timing Characteristics for Operation (1.8V)	43
	10.8	Program and Erase Characteristics	44
11.	TIM	ING DIAGRAMS	45
12.	INV	ALID BLOCK MANAGEMENT	54
	12.1	Invalid Blocks	54
	12.2	Initial Invalid Blocks	54
	12.3	Error in Operation	55
	12.4	Addressing in Program Operation	55
13.	PAC	CKAGE DIMENSIONS	56
	13.1	TSOP 48-pin 12x20	56
	13.2	Fine-Pitch Ball Grid Array 63-ball	57
14.	ORI	DERING INFORMATION	58
15.	VAL	ID PART NUMBERS	59
16.	RE\	/ISION HISTORY	60



List of Tables

Table 3-1 Pin Descriptions	11
Table 6-1 Addressing (x8)	14
Table 6-2 Addressing (x16)	15
Table 7-1 Mode Selection	16
Table 8-1 Command Table	17
Table 9-1 Device ID and Configuration Codes for Address 00h	20
Table 9-2 ONFI Identifying Codes for Address 20h	20
Table 9-3 Parameter Page Output Value	22
Table 9-4 Status Register Bit Definition	23
Table 9-5 Features	31
Table 9-6 Feature Address 80h	32
Table 9-7 Feature Address 81h	33
Table 10-1 Absolute Maximum Ratings	38
Table 10-2 Operating Ranges	38
Table 10-3 DC Electrical Characteristics	40
Table 10-4 AC Measurement Conditions	41
Table 10-5 AC Timing Characteristics for Command, Address and Data Input	42
Table 10-6 AC Timing Characteristics for Operation	43
Table 10-7 Program and Erase Characteristics	44
Table 12-1 Valid Block Number	54
Table 12-2 Block Failure	55
Table 15-1 Part Numbers for Industrial Temperature	59
Table 15-2 Part Numbers for Industrial Plus Temperature	59
Table 16-1 History Table	60

4



List of Figures

Figure 3-1 Pin Assignment 48-pin TSOP1 (Package code 5)	
Figure 3-2 Pin Assignment 63-ball VFBGA (Package code B)	g
Figure 3-3 Pin Assignment 63-ball VFBGA (Package code B)	10
Figure 5-1 NAND Flash Memory Block Diagram	13
Figure 6-1 Array Organization (x8)	14
Figure 6-2 Array Organization (x16)	15
Figure 9-1 Page Read Operations	18
Figure 9-2 Random Data Output	19
Figure 9-3 Read ID	19
Figure 9-4 Read Parameter Page	20
Figure 9-5 Read Status Operation	23
Figure 9-6 Read Unique ID	24
Figure 9-7 Page Program	25
Figure 9-8 Random Data Input	26
Figure 9-9 Program for copy Back Operation	28
Figure 9-10 Copy Back Operation with Random Data Input	28
Figure 9-11 Block Erase Operation	29
Figure 9-12 Reset Operation	30
Figure 9-13 Get Feature Operation	34
Figure 9-14 Set Feature Operation	35
Figure 9-15 Erase Enable	36
Figure 9-16 Erase Disable	36
Figure 9-17 Program Enable	36
Figure 9-18 Program Disable	
Figure 9-19 Program for Copy Back Enable	
Figure 9-20 Program for Copy Back Disable	
Figure 10-1 Power ON/OFF Sequence	
Figure 11-1 Command Latch Cycle	45
Figure 11-2 Address Latch Cycle	
Figure 11-3 Data Latch Cycle	
Figure 11-4 Serial Access Cycle after Read	
Figure 11-5 Serial Access Cycle after Read (EDO)	
Figure 11-6 Read Status Operation	
Figure 11-7 Page Read Operation	
Figure 11-8 #CE Don't Care Read Operation	
Figure 11-9 Random Data Output Operation	
Figure 11-10 Read ID	
Figure 11-11 Page Program	
Figure 11-12 #CE Don't Care Page Program Operation	
Figure 11-13 Page Program with Random Data Input	
Figure 11-14 Copy Back	
Figure 11-15 Block Erase	
Figure 11-16 Reset	
Figure 12-1 Flow Chart of Create Initial Invalid Block Table	54

Release Date: May 11th, 2022 Revision B

6



1. GENERAL DESCRIPTION

The W29N04KW/ZxxBG (4G-bit) NAND Flash memory provides a storage solution for embedded systems with limited space, pins and power. It is ideal for code shadowing to RAM, solid state applications and storing media data such as, voice, video, text and photos. The device operates on a single 1.7V to 1.95V power supply with active current consumption as low as 13mA at 1.8V and 10uA for CMOS standby current.

The memory array totals 570,425,344 bytes, and organized into 2,048 erasable blocks of 278,528 bytes. Each block consists of 64 programmable pages of 4,352-bytes each. Each page consists of 4,096-bytes for the main data storage and 256-bytes for the spare data area (The spare area is typically used for error management functions).

The W29N04KW/ZxxBG supports the standard NAND flash memory interface using the multiplexed 8-bit bus to transfer data, addresses, and command instructions. The five control signals, CLE, ALE, #CE, #RE and #WE handle the bus interface protocol. Also, the device has two other signal pins, the #WP (Write Protect) and the RY/#BY (Ready/Busy) for monitoring the device status.

2. FEATURES

Basic Features

- Density: 4Gbit (Single chip solution)

Vcc: 1.7V to 1.95VBus width: x8. x16

Operating temperature

■ Industrial: -40°C to 85°C

■ Industrial Plus: -40°C to 105°C

• Single-Level Cell (SLC) technology.

Organization

- Density: 4G-bit/512M-byte

- Page size

4,352 bytes (4096 + 256 bytes)

2,176 words (2048 + 128 words)

- Block size

• 64 pages (256K + 16K bytes)

64 pages (128K + 8K words)

Highest Performance

Read performance (Max.)

■ Random read: 25us

Sequential read cycle: 35ns

- Write Erase performance

■ Page program time: 250us (typ.)

■ Block erase time: 2ms (typ.)

- Endurance: 60,000 Erase/Program

Cvcles(1)

- Data retention: 10-years

Command set

- Standard NAND command set

- Additional command support

Copy Back

• Lowest power consumption

- Read: 13mA(typ.)

- Program/Erase: 10mA(typ.)

- CMOS standby:

10uA(typ.) for Industrial 20uA(typ.) for Industrial Plus

• Space Efficient Packaging

- 48-pin standard TSOP1

- 63-ball VFBGA

Contact Winbond for stacked packages/KGD

Note:

1. Endurance specification is based on 8bit/544 byte ECC (Error Correcting Code).

7

Release Date: May 11th, 2022

Revision B



3. PACKAGE TYPES AND PIN CONFIGURATIONS

W29N04KW/ZxxBG is offered in a 48-pin TSOP1 package (Code S) and 63-ball VFBGA package (Code B) as shown in Figure 3-1 to 3-2, respectively. Package diagrams and dimensions are illustrated in Section: Package Dimensions.

3.1 Pin Assignment 48-pin TSOP1




Figure 3-1 Pin Assignment 48-pin TSOP1 (Package code S)

Note:

 These pins might not be connected in the package. Winbond recommends connecting these pins to the designed external sources for ONFI compatibility.



3.2 Pin Assignment 63 ball VFBGA (x8)

Top View, ball down




Figure 3-2 Pin Assignment 63-ball VFBGA (Package code B)

9



3.3 Pin Assignment 63 ball VFBGA (x16)

Top View, ball down




Figure 3-3 Pin Assignment 63-ball VFBGA (Package code B)



3.4 Pin Descriptions

PIN NAME	I/O	FUNCTION
#WP	I	Write Protect
ALE	I	Address Latch Enable
#CE	I	Chip Enable
#WE	I	Write Enable
RY/#BY	0	Ready/Busy
#RE	1	Read Enable
CLE	I	Command Latch Enable
I/O[0-7]	I/O	Data Input/Output (x8)
Vcc	Supply	Power supply
Vss	Supply	Ground
DNU	-	Do Not Use: DNUs must be left unconnected.
N.C	-	No Connect: NCs are not internally connected. They can be driven or left unconnected.

Table 3-1 Pin Descriptions

Note:

1. Connect all Vcc and Vss pins to power supply or ground. Do not leave Vcc or Vss disconnected.



4. PIN DESCRITPIONS

4.1 Chip Enable (#CE)

#CE pin enables and disables device operation. When #CE is high the device is disabled and the I/O pins are set to high impedance and enters into standby mode if not busy. When #CE is set low the device will be enabled, power consumption will increase to active levels and the device is ready for Read and Write operations.

4.2 Write Enable (#WE)

#WE pin enables the device to control write operations to input pins of the device. Such as, command instructions, addresses and data that are latched on the rising edge of #WE.

4.3 Read Enable (#RE)

#RE pin controls serial data output from the pre-loaded Data Register. Valid data is present on the I/O bus after the tREA period from the falling edge of #RE. Column addresses are incremented for each #RE pulse.

4.4 Address Latch Enable (ALE)

ALE pin controls address input to the address register of the device. When ALE is active high, addresses are latched via the I/O pins on the rising edge of #WE.

4.5 Command Latch Enable (CLE)

CLE pin controls command input to the command register of the device. When CLE is active high, commands are latched into the command register via I/O pins on the rising edge of #WE.

4.6 Write Protect (#WP)

#WP pin can be used to prevent the inadvertent program/erase to the device. When #WP pin is active low, all program/erase operations are disabled.

4.7 Ready/Busy (RY/#BY)

RY/#BY pin indicates the device status. When RY/#BY output is low, it indicates that the device is processing either a program, erase or read operations. When it returns to high, those operations have completed. RY/#BY pin is an open drain.

4.8 Input and Output (I/Ox)

I/Ox bi-directional pins are used for the following; command, address and data operations.

Release Date: May 11th, 2022 Revision B



5. BLOCK DIAGRAM




Figure 5-1 NAND Flash Memory Block Diagram



6. MEMORY ARRAY ORGANIZATION

6.1 Array Organization (x8)




Figure 6-1 Array Organization (x8)

	1/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
1 st cycle	A7	A6	A5	A4	A3	A2	A1	A0
2 nd cycle	L	L	L	A12	A11	A10	A9	A8
3 rd cycle	A20	A19	A18	A17	A16	A15	A14	A13
4 th cycle	A28	A27	A26	A25	A24	A23	A22	A21
5 th cycle	L	L	L	L	L	L	L	A29

Table 6-1 Addressing (x8)

Notes:

- 1. "L" indicates a low condition, which must be held during the address cycle to insure correct processing.
- 2. A0 to A12 during the 1st and 2nd cycles are column addresses. A13 to A29 during the 3rd, 4th and 5th cycles are row addresses.
- 3. The device ignores any additional address inputs that exceed the device's requirement.



6.2 Array Organization (x16)




Figure 6-2 Array Organization (x16)

	I/O[15:8]	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
1 st cycle	L	A7	A6	A5	A4	A3	A2	A1	A0
2 nd cycle	L	L	L	L	L	L	A10	A9	A8
3 rd cycle	L	A18	A17	A16	A15	A14	A13	A12	A11
4 th cycle	L	A26	A25	A24	A23	A22	A21	A20	A19
5 th cycle	L	L	L	L	L	L	L	L	A27

Table 6-2 Addressing (x16)

Notes:

- "L" indicates a low condition, which must be held during the address cycle to insure correct processing.
- 2. A0 to A10 during the 1st and 2nd cycles are column addresses. A11 to A27 during the 3rd, 4th and 5th cycles are row addresses.
- 3. The device ignores any additional address inputs that exceed the device's requirement.



7. MODE SELECTION TABLE

	MODE	CLE	ALE	#CE	#WE	#RE	#WP
Read	Command input	Н	L	L	1	Н	Х
mode	Address input	L	Н	L		Н	Х
Program	Command input	Н	L	L	1	Н	Н
Erase mode	Address input	L	Н	L		Н	Н
Data input		L	L	L		Н	Н
Sequentia	I Read and Data output	L	L	L	Н	7	Х
D	uring read (busy)	Х	Х	Х	Х	Н	Х
Dur	ing program (busy)	Х	Х	Х	Х	Х	Н
Du	uring erase (busy)	Х	Х	Х	Х	Х	Н
	Write protect	Х	Х	Х	Х	Х	L
	Standby	Х	Х	Н	Х	Х	0V/Vcc

Table 7-1 Mode Selection

Notes:

- 1. "H" indicates a HIGH input level, "L" indicates a LOW input level, and "X" indicates a Don't Care Level.
- 2. #WP should be biased to CMOS HIGH or LOW for standby.



8. COMMAND TABLE

COMMAND	1 ST CYCLE	2 ND CYCLE	3 rd	4 th CYCLE	Acceptable during busy
PAGE READ	00h	30h			
READ for COPY BACK	00h	35h			
READ ID	90h				
READ STATUS	70h				Yes
RESET	FFh				Yes
PAGE PROGRAM	80h	10h			
PROGRAM for COPY BACK	85h	10h			
BLOCK ERASE	60h	D0h			
RANDOM DATA INPUT*1	85h				
RANDOM DATA OUTPUT*1	05h	E0h			
READ PARAMETER PAGE	ECh				
READ UNIQUE ID	EDh				
GET FEATURES	EEh				
SET FEATURES	EFh				

Table 8-1 Command Table

Notes:

- 1. RANDOM DATA INPUT and RANDOM DATA OUTPUT command is only to be used within a page.
- 2. Any commands that are not in the above table are considered as undefined and are prohibited as inputs.



9. DEVICE OPERATIONS

9.1 READ Operation

9.1.1 PAGE READ (00h-30h)

When the device powers on, 00h command is latched to command register. Therefore, system only issues five address cycles and 30h command for initial read from the device. This operation can also be entered by writing 00h command to the command register, and then write five address cycles, followed by writing 30h command. After writing 30h command, the data is transferred from NAND array to Data Register during tR. Data transfer progress can be done by monitoring the status of the RY/#BY signal output. RY/#BY signal will be LOW during data transfer. Also, there is an alternate method by using the READ STATUS (70h) command. If the READ STATUS command is issued during read operation, the Read (00h) command must be re-issued to read out the data from Data Register. When the data transfer is complete, RY/#BY signal goes HIGH, and the data can be read from Data Register by toggling #RE. Read is sequential from initial column address to the end of the page. (See Figure 9-1)




Figure 9-1 Page Read Operations

Release Date: May 11th, 2022 Revision B



9.1.2 RANDOM DATA OUTPUT (05h-E0h)

The RANDOM DATA OUTPUT allows the selection of random column addresses to read out data from a single or multiple of addresses. The use of the RANDOM DATA OUTPUT command is available after the PAGE READ (00h-30h) sequence by writing the 05h command following by the two cycle column address and then the E0h command. Toggling #RE will output data sequentially. The RANDOM DATA OUTPUT command can be issued multiple times, but limited to the current loaded page.




Figure 9-2 Random Data Output

9.1.3 READ ID (90h)

READ ID command is comprised of two modes determined by the input address, device (00h) or ONFI (20h) identification information. To enter the READ ID mode, write 90h to the Command Register followed by a 00h address cycle, then toggle #RE for 5 single byte cycles, W29N04KW/ZxxBG. The pre-programmed code includes the Manufacturer ID, Device ID, and Product-Specific Information (see Table 9.1). If the READ ID command is followed by 20h address, the output code includes 4 single byte cycles of ONFI identifying information (See Table 9.2). The device remains in the READ ID Mode until the next valid command is issued.




Figure 9-3 Read ID

Release Date: May 11th, 2022 Revision B



# of Byte/Cycles	1 st Byte/Cycle	2 nd Byte/Cycle	3 rd Byte/Cycle	4 th Byte/Cycle	5 th Byte/Cycle
W29N04KZxxBG	EFh	ACh	00h	26h	63h
W29N04KWxxBG	EFh	BCh	00h	66h	63h
Description	MFR ID	Device ID	Two Plane Operation Non-Supported	Page Size: 4KB Spare Area Size: 256B BLK Size w/o Spare: 256KB Organized: x8, x16 Serial Access: 35ns	

Table 9-1 Device ID and Configuration Codes for Address 00h

# of Byte/Cycles	1 st	2 nd	3 rd	4 th
	Byte/Cycle	Byte/Cycle	Byte/Cycle	Byte/Cycle
Code	4Fh	4Eh	46h	49h

Table 9-2 ONFI Identifying Codes for Address 20h

9.1.4 READ PARAMETER PAGE (ECh)

READ PARAMETER PAGE can read out the device's parameter data structure, such as, manufacturer information, device organization, timing parameters, key features, and other pertinent device parameters. The data structure is stored with at least three copies in the device's parameter page. Figure 9-9 shows the READ PARAMETER PAGE timing. The RANDOM DATA OUTPUT (05h-E0h) command is supported during data output.




Figure 9-4 Read Parameter Page



Byte	Descr	ription	Value			
0-3	Parameter page sig	nature	4Fh, 4Eh, 46h, 49h			
4-5	Revision number		02h, 00h			
0.7	Features	W29N04KZ	10h,00h			
6-7	supported	W29N04KW	11h, 00h			
8-9	Optional commands	s supported	34h, 00h			
10-31	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,			
32-43	Device manufacture	er	57h, 49h, 4Eh, 42h, 4Fh, 4Eh, 44h, 20h, 20h, 20h, 20h, 20h			
44-63	Device model	W29N04KZ	57h, 32h, 39h, 4Eh, 30h, 34h, 4Bh, 5Ah, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20			
44-03	Device model	W29N04KW	57h, 32h, 39h, 4Eh, 30h, 34h, 4Bh, 57h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20			
64	Manufacturer ID		EFh			
65-66	Date code		00h, 00h			
67-79	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,			
80-83	# of data bytes per	page	00h, 10h, 00h, 00h			
84-85	# of spare bytes per page		00h, 01h			
86-89	# of data bytes per	partial page	00h, 04h, 00h, 00h			
90-91	# of spare bytes pe	r partial page	40h, 00h			
92-95	# of pages per block	k	40h, 00h, 00h, 00h			
96-99	# of blocks per unit		00h, 08h, 00h, 00h			
100	# of logical units		01h			
101	# of address cycles		23h			
102	# of bits per cell		01h			
103-104	Bad blocks maximu	m per unit	28h, 00h			
105-106	Block endurance		01h, 05h			
107	Guaranteed valid bl of target	ocks at beginning	01h			
108-109	Block endurance for guaranteed valid blocks		00h, 00h			
110	# of programs per p	age	04h			
111	Partial programming	g attributes	00h			
112	# of ECC bits		08h			
113	# of interleaved add	lress bits	01h			
114	Interleaved operation	on attributes	00h			
115-127	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,			



Byte	Desci	iption	Value					
128	I/O pin capacitance		0Ah					
129-130	Timing mode suppo	ort	1Fh, 00h					
131-132	Program cache timi	ng	00h, 00h					
133-134	Maximum page pro	gram time	BCh, 02h					
135-136	Maximum block era	se time	10h, 27h					
137-138	Maximum random r	ead time	19h, 00h					
139-140	tCCS minimum		50h, 00h					
141-163	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,					
164-165	Vendor specific revi	sion #	01h, 00h					
166-253	Vendor specific		00h					
254.255	Into with CDC	W29N04KZ	EBh, B0h					
254-255	Integrity CRC	W29N04KW	E5h, 0Ah					
256-511	Value of bytes 0-25	5						
512-767	Value of bytes 0-25	5						
>767	Additional redundar	nt parameter pages						

Table 9-3 Parameter Page Output Value



9.1.5 READ STATUS (70h)

The W29N04KW/ZxxBG has an 8-bit Status Register which can be read during device operation. Refer to Table 9.3 for specific Status Register definitions. After writing 70h command to the Command Register, read cycles will only read from the Status Register. The status can be read from I/O[7:0] outputs, as long as #CE and #RE are LOW. Note; #RE does not need to be toggled for Status Register read. The Command Register remains in status read mode until another command is issued. To change to normal read mode, issue the PAGE READ (00h) command. After the PAGE READ command is issued, data output starts from the initial column address.




Figure 9-5 Read Status Operation

. igaile a a risada Grando Operanor.										
SR bit	Page Read	Page Program	Block Erase	Definition						
I/O 0	Not Use	Pass/Fail	Pass/Fail	0=Successful Program/Erase 1=Error in Program/Erase						
I/O 1	Not Use	Not Use	Not Use	Don't cared						
I/O 2	Not Use	Not Use	Not Use	Don't cared						
I/O 3	Not Use	Not Use	Not Use	Don't cared						
I/O 4	Not Use	Not Use	Not Use	Don't cared						
I/O 5	Not Use	Not Use	Not Use	Don't cared						
I/O 6	Ready/Busy	Ready/Busy	Ready/Busy	Ready = 1 Busy = 0						
I/O 7	Write Protect	Write Protect	Write Protect	Unprotected = 1 Protected = 0						

Table 9-4 Status Register Bit Definition



9.1.6 READ UNIQUE ID (EDh)

The W29N04KW/ZxxBG NAND Flash device has a method to uniquely identify each NAND Flash device by using the READ UNIQUE ID command. The format of the ID is limitless, but the ID for every NAND Flash device manufactured, will be guaranteed to be unique.

Numerous NAND controllers typically use proprietary error correction code (ECC) schemes. In these cases Winbond cannot protect unique ID data with factory programmed ECC. However, to ensure data reliability, Winbond will program the NAND Flash devices with 16 bytes of unique ID code, starting at byte 0 on the page, immediately followed by 16 bytes of the complement of that unique ID. The combination of these two actions is then repeated 16 times. This means the final copy of the unique ID will resides at location byte 511. At this point an XOR or exclusive operation can be performed on the first copy of the unique ID and its complement. If the unique ID is good, the results should yield all the bits as 1s. In the event that any of the bits are 0 after the XOR operation, the procedure can be repeated on a subsequent copy of the unique ID data.




Figure 9-6 Read Unique ID



9.2 PROGRAM Operation

9.2.1 PAGE PROGRAM (80h-10h)

The W29N04KW/ZxxBG Page Program command will program pages sequentially within a block, from the lower order page address to higher order page address. Programming pages out of sequence is prohibited. The W29N04KW/ZxxBG supports partial-page programming operations up to 4 times before an erase is required if partitioning a page. Note; programming a single bit more than once without first erasing it is not supported.

9.2.2 SERIAL DATA INPUT (80h)

Page Program operation starts with the execution of the Serial Data Input command (80h) to the Command Register, following next by inputting five address cycles and then the data is loaded. Serial data is loaded to Data register with each #WE cycle. The Program command (10h) is written to the Command Register after the serial data input is finished. At this time the internal write state controller automatically executes the algorithms for program and verifies operations. Once the programming starts, determining the completion of the program process can be done by monitoring the RY/#BY output or the Status Register Bit 6, which will follow the RY/#BY signal. RY/#BY will stay LOW during the internal array programming operation during the period of (tPROG). During page program operation, only two commands are available, READ STATUS (70h) and RESET (FFh). When the device status goes to the ready state, Status Register Bit 0 (I/O0) indicates whether the program operation passed (Bit0=0) or failed (Bit0=1), (see Figure 9-13). The Command Register remains in read status mode until the next command is issued.




Figure 9-7 Page Program

Release Date: May 11th, 2022 Revision B



9.2.3 RANDOM DATA INPUT (85h)

After the Page Program (80h) execution of the initial data has been loaded into the Data register, if the need for additional writing of data is required, using the RANDOM DATA INPUT (85h) command can perform this function to a new column address prior to the Program (10h) command. The RANDOM DATA INPUT command can be issued multiple times in the same page.




Figure 9-8 Random Data Input



9.3 COPY BACK Operation

Copy Back operations require two command sets. Issue a READ for COPY BACK (00h-35h) command first, then the PROGRAM for COPY BACK (85h-10h) command.

9.3.1 READ for COPY BACK (00h-35h)

The READ for COPY BACK command is used together with the PROGRAM for COPY BACK (85h-10h) command. To start execution, READ for COPY BACK (00h) command is written to the Command Register, followed by the five cycles of the source page address. To start the transfer of the selected page data from the memory array to the Data register, write the 35h command to the Command Register.

After execution of the READ for COPY BACK command sequence and RY/#BY returns to HIGH marking the completion of the operation, the transferred data from the source page into the Data register may be read out by toggling #RE. Data is output sequentially from the column address that was originally specified with the READ for COPY BACK command. RANDOM DATA OUTPUT (05h-E0h) commands can be issued multiple times without any limitation after READ for COPY BACK command has been executed (see Figures 9-19 and 9-20).

At this point the device is in ready state to accept the PROGRAM for COPY BACK command.

9.3.2 PROGRAM for COPY BACK (85h-10h)

After the READ for COPY BACK command operation has been completed and RY/#BY goes HIGH, the PROGRAM for COPY BACK command can be written to the Command Register. The command results in the transfer of data from the Data register to the Data Register, then internal operations start programming of the new destination page. The sequence would be, write 85h to the Command Register, followed by the five cycle destination page address to the NAND array. Next write the 10h command to the Command Register; this will signal the internal controller to automatically start to program the data to new destination page. During this programming time, RY/#BY will LOW. The READ STATUS command can be used instead of the RY/#BY signal to determine when the program is complete. When Status Register Bit 6 (I/O6) equals to "1", Status Register Bit 0 (I/O0) will indicate if the operation was successful or not.

The RANDOM DATA INPUT (85h) command can be used during the PROGRAM for COPY BACK command for modifying the original data. Once the data is copied into the Data register using the READ for COPY BACK (00h-35h) command, follow by writing the RANDOM DATA INPUT (85h) command, along with the address of the data to be changed. The data to be changed is placed on the external data pins. This operation copies the data into the Data register. Once the 10h command is written to the Command Register, the original data and the modified data are transferred to the Data Register, and programming of the new page commences. The RANDOM DATA INPUT command can be issued numerous times without limitation, as necessary before starting the programming sequence with 10h command.

Since COPY BACK operations do not use external memory and the data of source page might include a bit errors, a competent ECC scheme should be developed to check the data before programming data to a new destination page.

Release Date: May 11th, 2022 Revision B

#CE #WE ALE #RE I/Ox Onn Address (Scycles) 339 Data output (030) (2cycles) (00) Data Output (Ssh) Address(Scycles) (101) TROG RY/# BY

vinbond i

Figure 9-9 Program for Copy Back Operation




Figure 9-10 Copy Back Operation with Random Data Input



9.4BLOCK ERASE Operation

9.4.1 BLOCK ERASE (60h-D0h)

Erase operations happen at the architectural block unit. This W29N04KW/ZxxBG has 2048 erase blocks. Each block is organized into 64 pages (x8:4352 bytes/page), 272K bytes (x8:256K + 16K bytes)/block. The BLOCK ERASE command operates on a block by block basis.

Erase Setup command (60h) is written to the Command Register. Next, the three cycle block address is written to the device. The page address bits are loaded during address block address cycle, but are ignored. The Erase Confirm command (D0h) is written to the Command Register at the rising edge of #WE, RY/#BY goes LOW and the internal controller automatically handles the block erase sequence of operation. RY/#BY goes LOW during Block Erase internal operations for a period of tBERS.

The READ STATUS (70h) command can be used for confirm block erase status. When Status Register Bit6 (I/O6) becomes to "1", block erase operation is finished. Status Register Bit0 (I/O0) will indicate a pass/fail condition.




Figure 9-11 Block Erase Operation

Release Date: May 11th, 2022 Revision B



9.5 RESET Operation

9.5.1 RESET (FFh)

READ, PROGRAM, and ERASE commands can be aborted by the RESET (FFh) command during the time the W29N04KW/ZxxBG is in the busy state. The Reset operation puts the device into known status. The data that is processed in either the programming or erasing operations are no longer valid. This means the data can be partially programmed or erased and therefore data is invalid. The Command Register is cleared and is ready to accept next command. The Data Register and Data register contents are marked invalid.

The Status Register indicates a value of E0h when #WP is HIGH; otherwise a value of 60h is written when #WP is LOW. After RESET command is written to the command register, RY/#BY goes LOW for a period of tRST.




Figure 9-12 Reset Operation



9.6 FEATURE OPERATION

The GET FEATURES (EEh) and SET FEATURES (EFh) commands are used to change the NAND Flash device behavior from the default power on settings. These commands use a one-byte feature address to determine which feature is to be read or modified. A range of 0 to 255 defines all features; each is described in the features table (see Table 9.5 thru 9.7). The GET FEATURES (EEh) command reads 4-Byte parameter in the features table (See GET FEATURES function). The SET FEATURES (EFh) command places the 4-Byte parameter in the features table (See SET FEATURES function).

When a feature is set, meaning it remains active by default until the device is powered off. The set feature remains the set even if a RESET (FFh) command is issued.

Feature address	Description
00h	N.A
02h-7Fh	Reserved
80h	Vendor specific parameter : Programmable I/O drive strength
81h	Vendor specific parameter : Programmable RY/#BY pull-down strength
82h-FFh	Reserved

Table 9-5 Features



Feature Address 80h: Programmable I/O Drive Strength

Sub feature parameter	Options	I/O7	I/O6	I/O5	I/O4	I/O3	1/02	I/O1	I/O0	Value	Notes
P1											
1/0	Full (default)	Reserved (0)						0	0	00h	1
drive strength	Three-quarters		Reserved (0)					0	1	01h	
	One-half	Reserved (0)						1	0	02h	
	One-quarter	Reserved (0)						1	1	03h	
P2	P2										
		Reserved (0)								00h	
P3											
		Reserved (0)								00h	
P4											
		Reserved (0)								00h	

Table 9-6 Feature Address 80h

Note:

1. The default drive strength setting is Full strength. The Programmable I/O Drive Strength mode is used to change from the default I/O drive strength. Drive strength should be selected based on expected loading of the memory bus. This table shows the four supported output drive-strength settings. The device returns to the default drive strength mode when a power cycle has occurred. AC timing parameters may need to be relaxed if I/O drive strength is not set to full.



Feature Address 81h: Programmable RY/#BY Pull-down Strength

Sub feature parameter	Options	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Value	Notes
P1											
RY/#BY	Full (default)	Reserved (0)						0	0	00h	1
pull-down	Three-quarters	Reserved (0)							1	01h	
strength	One-half	Reserved (0)						1	0	02h	
	One-quarter		Reserved (0)						1	03h	
P2	P2										
		Reserved (0)								00h	
P3											
		Reserved (0)								00h	
P4											
		Reserved (0)								00h	

Table 9-7 Feature Address 81h

Note:

The default programmable RY/#BY pull-down strength is set to Full strength. The pull-down strength is
used to change the RY/#BY pull-down strength. RY/#BY pull-down strength should be selected based
on expected loading of RY/#BY. The four supported pull-down strength settings are shown. The device
returns to the default pull-down strength when a power cycle has occurred.



9.6.1 GET FEATURES (EEh)

The GET FEATURES command returns the device feature settings including those previously set by the SET FEATURES command. To use the Get Feature mode write the command (EEh) to the Command Register followed by the single cycle byte Feature Address. RY/#BY will goes LOW for the period of tFEAT. If Read Status (70h) command is issued for monitoring the process completion status, Read Command (00h) has to be executed to re-establish data output mode. Once, RY/#BY goes HIGH, the device feature settings can be read by toggling #RE. The device remains in Feature Mode until another valid command is issued to Command Register.




Figure 9-13 Get Feature Operation



9.6.2 SET FEATURES (EFh)

The SET FEATURES command sets the behavior parameters by selecting a specified feature address. To change device behavioral parameters, execute Set Feature command by writing EFh to the Command Register, followed by the single cycle feature address. Each feature parameter (P1-P4) is latched at the rising edge of each #WE. The RY/#BY signal will go LOW during the period of tFEAT while the four feature parameters are stored. The Read Status (70h) command can be issued for monitoring the progress status of this operation. The parameters are stored in device until the device goes through a power on cycle. The device remains in feature mode until another valid command is issued to Command Register.




Figure 9-14 Set Feature Operation



9.7 WRITE PROTECT

#WP pin can enable or disable program and erase commands preventing or allowing program and erase operations. Figure 9-29 to 9-34 shows the enabling or disabling timing with #WP setup time (tWW) that is from rising or falling edge of #WP to latch the first commands. After first command is latched, #WP pin must not toggle until the command operation is complete and the device is in the ready state. (Status Register Bit5 (I/O5) equal 1)




Figure 9-17 Program Enable

winbond =




Figure 9-18 Program Disable




Figure 9-19 Program for Copy Back Enable




Figure 9-20 Program for Copy Back Disable

37



10. ELECTRICAL CHARACTERISTICS

10.1 Absolute Maximum Ratings (1.8V)

PARAMETERS	SYMBOL	CONDITIONS	RANGE	UNIT
Supply Voltage	VCC		-0.6 to +2.4	V
Voltage Applied to Any Pin	VIN	Relative to Ground	-0.6 to +2.4	V
Storage Temperature	Tstg		-65 to +150	°C
Short circuit output current, I/Os			5	mA

Table 10-1 Absolute Maximum Ratings

Notes:

- 1. Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to 2.0V for periods <30ns.
- 2. Maximum DC voltage on input/output pins is Vcc+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.
- 3. This device has been designed and tested for the specified operation ranges. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings may cause permanent damage.

10.2 Operating Ranges (1.8V)

PARAMETER	SYMBOL	CONDITIONS	SP	UNIT		
PARAMETER	STWIDOL	CONDITIONS		MAX	UNII	
Supply Voltage	VCC		1.7	1.95	V	
Ambient Temperature,	Та	Industrial	-40	+85	°C	
Operating		Industrial Plus	-40	+105	°C	

Table 10-2 Operating Ranges



10.3 Device Power-up Timing

The device is designed to avoid unexpected program/erase operations during power transitions. When the device is powered on, an internal voltage detector disables all functions whenever Vcc is below about 1.1V at 1.8V device. Write Protect (#WP) pin provides hardware protection and is recommended to be kept at VIL during power up and power down. A recovery time of minimum 1ms is required before internal circuit gets ready for any command sequences (See Figure 10-1).




Figure 10-1 Power ON/OFF Sequence



10.4 DC Electrical Characteristics (1.8V)

DADAMETED	CVMDOL	MBOL CONDITIONS		SPEC			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	
Sequential Read current	Icc1	tRC= tRC MIN #CE=VIL IOUT=0mA	-	13	20	mA	
Program current	lcc2	-	-	10	20	mA	
Erase current	Icc3	-	-	10	20	mA	
Standby current (TTL)	ISB1	#CE=VIH #WP=0V/Vcc	-	-	1	mA	
Standby current (CMOS) Industrial	long	#CE=Vcc - 0.2V	-	10	50	μA	
Standby current (CMOS) Industrial Plus	ISB2	#WP=0V/Vcc	-	20	100	μA	
Input leakage current	ILI	VIN= 0 V to Vcc	-	-	±10	μΑ	
Output leakage current	llo	Vout=0V to Vcc	-	-	±10	μΑ	
Input high voltage	VIH	I/O15~0, #CE,#WE,#RE, #WP,CLE,ALE	0.8 x Vcc	-	Vcc + 0.3	V	
Input low voltage	VIL	-	-0.3	-	0.2 x Vcc	V	
Output high voltage ⁽¹⁾	Voн	Іон=-100μΑ	Vcc-0.1	-	-	V	
Output low voltage ⁽¹⁾	VoL	IOL=+100µA	-	-	0.1	V	
Output low current	IOL(RY/#BY)	VoL=0.2V	3	4		mA	

Table 10-3 DC Electrical Characteristics

Note:

- 1. VOH and VOL may need to be relaxed if I/O drive strength is not set to full.
- 2. IOL (RY/#BY) may need to be relaxed if RY/#BY pull-down strength is not set to full.



10.5 AC Measurement Conditions (1.8V)

PARAMETER	SYMBOL	SF	LINIT	
PARAMETER	SYMBOL	MIN	MAX	UNIT
Input Capacitance(1), (2)	CIN	-	10	pF
Input/Output Capacitance(1), (2)	Cio	-	10	pF
Input Rise and Fall Times	TR/TF	- 2.5		ns
Input Pulse Voltages	-	0 to VCC		V
Input/Output timing Voltage	-	Vcc/2		V
Output load (1)	CL	1TTL GATE and CL=30pF		-

Table 10-4 AC Measurement Conditions

Notes:

- 1. Verified on device characterization, not 100% tested.
- 2. Test conditions TA=25'C, f=1MHz, VIN=0V.



10.6 AC Timing Characteristics for Command, Address and Data Input (1.8V)

DADAMETED	OVMDOL	SP	EC	LINUT
PARAMETER	SYMBOL	MIN	MAX	UNIT
ALE to Data Loading Time	tADL	70	-	ns
ALE Hold Time	tALH	5	-	ns
ALE setup Time	tALS	10	-	ns
#CE Hold Time	tCH	5	-	ns
CLE Hold Time	tCLH	5	-	ns
CLE setup Time	tCLS	10	-	ns
#CE setup Time	tCS	20	-	ns
Data Hold Time	tDH	5	-	ns
Data setup Time	tDS	10	-	ns
Write Cycle Time	tWC	35	-	ns
#WE High Hold Time	tWH	10	-	ns
#WE Pulse Width	tWP	12	-	ns
#WP setup Time	tWW	100	-	ns

Table 10-5 AC Timing Characteristics for Command, Address and Data Input

Note:

1. tADL is the time from the #WE rising edge of final address cycle to the #WE rising edge of first data cycle.



10.7 AC Timing Characteristics for Operation (1.8V)

DADAMETER	CVMDOL	SF	UNIT	
PARAMETER	SYMBOL	MIN	MAX	UNII
ALE to #RE Delay	tAR	10	-	ns
#CE Access Time	tCEA	-	30	ns
#CE HIGH to Output High-Z ⁽¹⁾	tCHZ	-	50	ns
CLE to #RE Delay	tCLR	10	-	ns
#CE HIGH to Output Hold	tCOH	15	-	ns
Output High-Z to #RE LOW	tIR	0	-	ns
Data Transfer from Cell to Data Register	tR	-	25	μs
READ Cycle Time	tRC	35	-	ns
#RE Access Time	tREA	-	25	ns
#RE HIGH Hold Time	tREH	10	-	ns
#RE HIGH to Output Hold	tRHOH	15	-	ns
#RE HIGH to #WE LOW	tRHW	100	-	ns
#RE HIGH to Output High-Z ⁽¹⁾	tRHZ	-	100	ns
#RE LOW to output hold	tRLOH	3	-	ns
#RE Pulse Width	tRP	12	-	ns
Ready to #RE LOW	tRR	20	-	ns
Reset Time (READ/PROGRAM/ERASE)(2)	tRST	-	5/10/500	μs
#WE HIGH to Busy ⁽³⁾	tWB	-	100	ns
#WE HIGH to #RE LOW	tWHR	80	-	ns

Table 10-6 AC Timing Characteristics for Operation

Notes: AC characteristics may need to be relaxed if I/O drive strength is not set to "full."

- 1. Transition is measured ±200mV from steady-state voltage with load. This parameter is sampled and not 100 % tested.
- 2. Do not issue new command during tWB, even if RY/#BY is ready.



10.8 Program and Erase Characteristics

DADAMETED	CVMDOL	SP	LINIT	
PARAMETER	SYMBOL	TYP	MAX	UNIT
Number of partial page programs	NoP	-	4	cycles
Page Program time	tPROG	250	700	μs
Busy Time for SET FEATURES /GET FEATURES	tFEAT	-	1	μs
Busy Time for program/erase at locked block	tLBSY	-	3	μs
Block Erase Time	tBERS	2	10	ms

Table 10-7 Program and Erase Characteristics



11. TIMING DIAGRAMS




Figure 11-1 Command Latch Cycle




Figure 11-2 Address Latch Cycle

and winbond




Figure 11-3 Data Latch Cycle

Note:

1. Din Final = 2,175(x8)




Figure 11-4 Serial Access Cycle after Read

winbond - -




Figure 11-5 Serial Access Cycle after Read (EDO)




Figure 11-6 Read Status Operation

47

CLE #CE #WE ALE I/Ox Ooh Address(SCycles) Busy RY/#BY

Figure 11-7 Page Read Operation




Figure 11-8 #CE Don't Care Read Operation

CLE #CE #WE ALE #RE I/Ox Column address n Column address n Column address n

Figure 11-9 Random Data Output Operation



Note:

1. See Table 9.1 for actual value.




Figure 11-10 Read ID




Figure 11-11 Page Program

as winbond assess




Figure 11-12 #CE Don't Care Page Program Operation




Figure 11-13 Page Program with Random Data Input




Figure 11-14 Copy Back




Figure 11-15 Block Erase

CLE #CE #WE RY/#BY I/Ox RESET command

Figure 11-16 Reset



12. INVALID BLOCK MANAGEMENT

12.1 Invalid Blocks

The W29N04KW/ZxxBG may have initial invalid blocks when it ships from factory. Also, additional invalid blocks may develop during the use of the device. Nvb represents the minimum number of valid blocks in the total number of available blocks (See Table 12.1). An invalid block is defined as blocks that contain one or more bad bits. Block 0, block address 00h is guaranteed to be a valid block at the time of shipment.

Parameter	Symbol	Min	Max	Unit
Valid block number	Nvb	2008	2048	blocks

Table 12-1 Valid Block Number

12.2 Initial Invalid Blocks

Initial invalid blocks are defined as blocks that contain one or more invalid bits when shipped from factory.

Although the device contains initial invalid blocks, a valid block of the device is of the same quality and reliability as all valid blocks in the device with reference to AC and DC specifications. The W29N04KW/Z has internal circuits to isolate each block from other blocks and therefore, the invalid blocks will not affect the performance of the entire device.

Before the device is shipped from the factory, it will be erased and invalid blocks are permanently marked. The mark information cannot be erased. All initial invalid blocks are marked with non-FFh at the first byte of spare area on the 1st or 2nd page. It should be checked for invalid blocks by reading the marked locations, and create a table of initial invalid blocks as following flow chart.




Figure 12-1 Flow Chart of Create Initial Invalid Block Table



12.3 Error in Operation

Additional invalid blocks may develop in the device during its life cycle. Following the procedures herein is required to guarantee reliable data in the device.

After each program and erase operation, check the status read to determine if the operation failed. In case of failure, a block replacement should be done with a bad-block management algorithm. The system has to use a minimum 8-bit ECC per 544 bytes of data to ensure data recovery.

Operation	Detection and recommended procedure			
Erase	Status read after erase → Block replacement			
Program	Status read after program → Block replacement			
Read	Verify ECC → ECC correction			

Table 12-2 Block Failure




Figure 12-2 Bad Block Replacement

Note:

- 1. An error happens in the nth page of block A during program or erase operation.
- 2. Copy the data in block A to the same location of block B which is valid block.
- 3. Copy the nth page data of block A in the buffer memory to the nth page of block B.
- 4. Creating or updating bad block table for preventing further program or erase to block A.

12.4 Addressing in Program Operation

The pages within the block have to be programmed sequentially from LSB (least significant bit) page to the MSB (most significant bit) within the block. The LSB is defined as the start page to program, does not need to be page 0 in the block. Random page programming is prohibited.



13. PACKAGE DIMENSIONS

13.1 TSOP 48-pin 12x20




Figure 13-1 TSOP 48-PIN 12X20mm



13.2 Fine-Pitch Ball Grid Array 63-ball




Figure 13-2 Fine-Pitch Ball Grid Array 63-Ball

57



14. ORDERING INFORMATION

	W	29N	04	K	X	X	X	В	G
Winbond Standard Product W: Winbond	J						Ī	T	
Product Family ONFI compatible NAND Flash memory									
Density 04: 4 Gbit									
Product Version									
W: 1.7~1.95V and X16 device									
Z: 1.7~1.95V and X8 device Packages S: TSOP-48 B: VFBGA-63									
I: -40 to 85'C J: -40 to 105'C Option Information									
B: General Product (Contact Winbond for Option information	n)								
Reserved G: 4KB page, 8-bit ECC									

Figure 14-1 Ordering Part Number Description



15. VALID PART NUMBERS

The following table provides the valid part numbers for the W29N04KW/Z NAND Flash Memory. Please contact Winbond for specific availability by density and package type. Winbond NAND Flash memories use a 12-digit Product Number for ordering.

PACKAGE TYPE	DENSITY	VCC	BUS	PRODUCT NUMBER	TOP SIDE MARKING
S TSOP-48	4G-bit	1.8V	X8	W29N04KZSIBG	W29N04KZSIBG
S TSOP-48	4G-bit	1.8V	X16	W29N04KWSIBG	W29N04KWSIBG
B VFBGA-63	4G-bit	1.8V	X8	W29N04KZBIBG	W29N04KZBIBG
B VFBGA-63	4G-bit	1.8V	X16	W29N04KWBIBG	W29N04KWBIBG

Table 15-1 Part Numbers for Industrial Temperature

PACKAGE TYPE	DENSITY	VCC	BUS	PRODUCT NUMBER	TOP SIDE MARKING
S TSOP-48	4G-bit	1.8V	X8	W29N04KZSJBG	W29N04KZSJBG
S TSOP-48	4G-bit	1.8V	X16	W29N04KWSJBG	W29N04KWSJBG
B VFBGA-63	4G-bit	1.8V	X8	W29N04KZBJBG	W29N04KZBJBG
B VFBGA-63	4G-bit	1.8V	X16	W29N04KWBJBG	W29N04KWBJBG

Table 15-2 Part Numbers for Industrial Plus Temperature



16. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
0.1	6/22/2021		New Create as Preliminary
A	1/5/2022	7, 36, 45 7, 38 21, 22	Removed Preliminary Removed OTP feature Removed Block Lock feature Updated Byte 6-7, 8-9 and 254-255 of Parameter Page Value
В	5/11/2022	7, 38, 40, 58, 59	Added Industrial Plus Grade

Table 16-1 History Table

Trademarks

Winbond is trademark of *Winbond Electronics Corporation*. All other marks are the property of their respective owner.

Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation where in personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners