



Order

Now





LM139A-MIL

SLCS161 - JUNE 2017

# LM139A-MIL Quad Differential Comparators

## 1 Features

- Wide Supply Ranges
  - Single Supply: 2 V to 36 V (Tested to 30 V)
  - Dual Supplies: ±1 V to ±18 V (Tested to ±15 V)
- Low Supply-Current Drain Independent of Supply Voltage: 0.8 mA (Typical)
- Low Input Bias Current: 25 nA (Typical)
- Low Input Offset Voltage: 2 mV (Typical)
- Common-Mode Input Voltage Range
  Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage: ±36 V
- Low Output Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

## 2 Applications

- Industrial
- Automotive
  - Infotainment and Clusters
  - Body Control Modules
- Power Supervision
- Oscillators
- Peak Detectors
- Logic Voltage Translation

## 3 Description

The LM139A-MIL device consists of four independent voltage comparators that are designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies also is possible, as long as the difference between the two supplies is 2 V to 36 V, and  $V_{CC}$  is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wired-AND relationships.

The LM139A-MIL device is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C.

Device	Inform	ation <sup>(1)</sup>
--------	--------	----------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	CDIP (14)	21.30 mm × 7.60 mm		
	LCCC (20)	8.90 mm × 8.90 mm		
LM139A-MIL	CFP (14)	9.20 mm × 6.29 mm		
	SOIC (14)	8.70 mm × 3.90 mm		
	PDIP (14)	19.30 mm × 6.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic



Texas Instruments

www.ti.com

## **Table of Contents**

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Switching Characteristics 5
	6.7	Typical Characteristics 6
7	Deta	ailed Description7
	7.1	Overview7
	7.2	Functional Block Diagram 7

	7.3	Feature Description7
	7.4	Device Functional Modes7
8	App	lication and Implementation8
	8.1	Application Information
	8.2	Typical Application 8
9	Pow	er Supply Recommendations 10
10	Lay	out
	10.1	Layout Guidelines 10
	10.2	Layout Example 10
11	Dev	ice and Documentation Support 11
	11.1	Receiving Notification of Documentation Updates 11
	11.2	Community Resources 11
	11.3	Trademarks 11
	11.4	Electrostatic Discharge Caution 11
	11.5	Glossary 11
12		hanical, Packaging, and Orderable mation

## 4 Revision History

DATE	REVISION	NOTES	
June 2017	*	Initial release.	



## 5 Pin Configuration and Functions

D, N, J, or W Package SOIC, PDIP, CDIP, or CFP Top View							
V <sub>CC</sub> [ 2IN-[ 2IN+[	1 2 3 4 5 6 7	14 0UT3 13 0UT4 12 GND 11 4IN+ 10 4IN- 9 3IN+ 8 3IN-					



NC = no internal connection.

#### Pin Functions

PIN		I/O <sup>(1)</sup>	DESCRIPTION			
NAME	D, J, W, N	FK	1/0(1)	DESCRIPTION		
1IN+	7	10	I	Positive input pin of the comparator 1		
1IN-	6	9	I	Negative input pin of the comparator 1		
10UT	1	2	0	Output pin of the comparator 1		
2IN+	5	8	I	Positive input pin of the comparator 2		
2IN-	4	6	I	Negative input pin of the comparator 2		
20UT	2	3	0	Output pin of the comparator 2		
3IN+	9	13	I	Positive input pin of the comparator 3		
3IN-	8	12	I	Negative input pin of the comparator 3		
30UT	14	20	0	Output pin of the comparator 3		
4IN+	11	16	I	Positive input pin of the comparator 4		
4IN-	10	14	I	Negative input pin of the comparator 4		
40UT	13	19	0	Output pin of the comparator 4		
GND	12	18	_	Ground		
V <sub>CC</sub>	3	4	_	Supply pin		
		1				
		5				
NC		7		No connect (no internal connection)		
NC	_	11	_	No connect (no internal connection)		
		15				
		17				

(1) I = Input, O = Output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>			36	V
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>			±36	V
VI	Input voltage range (either input)		-0.3	36	V
Ι <sub>Κ</sub>	Input current <sup>(4)</sup>			-50	mA
Vo	Output voltage			36	V
I <sub>O</sub>	Output current			20	mA
	Duration of output short circuit to ground <sup>(5)</sup>		Unlir	nited	
TJ	Operating virtual-junction temperature			150	°C
	Case temperature for 60 s	FK package		260	°C
	Lead temperature 1.6 mm (1/16 in) from case for 60 s	J package		300	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground.

(3) Differential voltages are at xIN+ with respect to xIN-.

(4) Input current flows through parasitic diode to ground and will turn on parasitic transistors that will increase I<sub>CC</sub> and may cause output to be incorrect. Normal operation resumes when input is removed.

(5) Short circuits from outputs to V<sub>CC</sub> can cause excessive heating and eventual destruction.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±500	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	30	V
TJ	Junction temperature	-55	125	°C

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>		LM139A-MIL					
			N (PDIP)	J (CDIP)	W (CFP)	FK (LCCC)	UNIT	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	98.8	79	89.5	156.2	82.5	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	64.3	73.4	46.1	86.7	60.7	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	59.7	58.7	78.7	154.6	59.4	°C/W	
ΨJT	Junction-to-top characterization parameter	25.7	48.3	3	56.5	53	°C/W	
Ψјв	Junction-to-board characterization parameter	59.3	58.5	71.8	133.5	58.4	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	_	24.2	14.3	9.7	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

at specified free-air temperature, V<sub>CC</sub> = 5 V (unless otherwise noted)

	PARAMETER	TI	EST CONDITIONS	<b>;</b> (1)	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage	$V_{CC} = 5 V \text{ to } 30 V,$ $V_{IC} = V_{ICR} \text{ min},$ $V_{O} = 1.4 V$		$T_{A} = 25^{\circ}C$ $T_{A} = -55^{\circ}C$ $to +125^{\circ}C$		1	2 4	mV
I <sub>IO</sub>	Input offset current	V <sub>O</sub> = 1.4 V		$T_A = 82.5$ $T_A = 60.7$		3	25 100	nA
I <sub>IB</sub>	Input bias current	V <sub>O</sub> = 1.4 V		$T_A = 59.4$ $T_A = 53$		-25	-100 -300	nA
V Common-mode input-voltage			T <sub>A</sub> =		0 to V <sub>CC</sub> - 1.5			V
V <sub>ICR</sub>	range <sup>(2)</sup>			T <sub>A</sub> = 9.7	0 to V <sub>CC</sub> - 2			v
A <sub>VD</sub>	Large-signal differential-voltage amplification	$V_{CC+} = \pm 7.5 V,$ $V_{O} = -5 V to 5$	V	$T_A = 25^{\circ}C$	50	200		V/mV
			$V_{OH} = 5 V$	$T_A = 25^{\circ}C$		0.1		nA
I <sub>OH</sub>	High-level output current	$V_{ID} = 1 V$	V <sub>OH</sub> = 30 V	T <sub>A</sub> = -55°C to +125°C			1	μΑ
				T <sub>A</sub> = 25°C		150	400	
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -1 V$ ,	$I_{OL} = 4 \text{ mA}$	T <sub>A</sub> = -55°C to +125°C			700	mV
I <sub>OL</sub>	Low-level output current	$V_{ID} = -1 V$ ,	V <sub>OL</sub> = 1.5 V	T <sub>A</sub> = 25°C	6	16		mA
I <sub>CC</sub>	Supply current (four comparators)	V <sub>O</sub> = 2.5 V,	No load	T <sub>A</sub> = 25°C		0.8	2	mA

(1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

(2) The voltage at either input or common-mode must not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V<sub>CC+</sub> – 1.5 V; however, one input can exceed V<sub>CC</sub>, and the comparator will provide a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to 30 V without damage.

## 6.6 Switching Characteristics

 $V_{CC} = 5 \text{ V}, \text{ } \text{T}_{A} = 25^{\circ}\text{C}$ 

PARAMETER	TEST CON	TYP	UNIT	
Response time	$R_{\rm L}$ connected to 5 V through 5.1 k $\Omega$ ,	100-mV input step with 5-mV overdrive	1.3	
	$R_L$ connected to 5 V through 5.1 kΩ, $C_L$ = 15 $pF^{(1)(2)}$	TTL-level input step	0.3	μs

(1) C<sub>L</sub> includes probe and jig capacitance.

(2) The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

**FEXAS ISTRUMENTS** 

www.ti.com

## 6.7 Typical Characteristics





### 7 Detailed Description

#### 7.1 Overview

The LM139A-MIL is a quad comparator with the ability to operate up to an absolute maximum of 36 V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to very wide supply voltages range (2 V up to 32 V), low Iq, and fast response of the device.

The open-drain output allows the user to configure the output logic low voltage ( $V_{OL}$ ) and allows the comparator to be used in AND functionality.

#### 7.2 Functional Block Diagram



Figure 6. Schematic (Each Comparator)

#### 7.3 Feature Description

The comparator consists of a PNP Darlington pair input, allowing the device to operate with very high gain and fast response with minimal input bias current. The input Darlington pair creates a limit on the input common-mode voltage capability, allowing the comparator to accurately function from ground to ( $V_{CC} - 1.5$  V) differential input. Allow for ( $V_{CC} - 2$  V) at cold temperature.

The output consists of an open-collector NPN (pulldown or low-side) transistor. The output NPN sinks current when the negative input voltage is higher than the positive input voltage and the offset voltage. The VOL is resistive and scales with the output current. See the *Specifications* section for  $V_{OL}$  values with respect to the output current.

### 7.4 Device Functional Modes

#### 7.4.1 Voltage Comparison

The comparator operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputting a logic low or high impedance (logic high with pullup) based on the input differential polarity.

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Validate and test the design implementation to confirm system functionality.

### 8.1 Application Information

Typically, a comparator compares either a single signal to a reference, or to two differnt signals. Many users take advantage of the open-drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LM139A-MIL optimal for level shifting to a higher or lower voltage.

### 8.2 Typical Application



Figure 7. Single-ended and Differential Comparator Configurations

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE				
Input Voltage Range	0 V to Vsup-1.5 V				
Supply Voltage	4.5 V to $V_{CC}$ maximum				
Logic Supply Voltage	0 V to V <sub>CC</sub> maximum				
Output Current (R <sub>PULLUP</sub> )	1 µA to 4 mA				
Input Overdrive Voltage	100 mV				
Reference Voltage	2.5 V				
Load Capacitance (C <sub>L</sub> )	15 pF				

#### **Table 1. Design Parameters**

#### 8.2.2 Detailed Design Procedure

When using the LM139A-MIL in a general comparator application, determine the following:

- Input voltage range
- Minimum overdrive voltage
- Output and drive current
- Response time

#### 8.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common-mode voltage range ( $V_{ICR}$ ) must be taken in to account. If temperature operation is above or below 25°C the  $V_{ICR}$  can range from 0 V to  $V_{CC}$ - 2 V. This limits the input voltage range to as high as  $V_{CC}$ - 2 V and as low as 0 V. Operation outside of this range can yield incorrect comparisons.



The following list describes the outcomes of some input voltage situations.

- When both IN- and IN+ are both within the common-mode range:
  - If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
  - If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
- When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
- When IN- and IN+ are both higher than common mode, the output is low and the output transistor is sinking current

#### 8.2.2.2 Minimum Overdrive Voltage

Overdrive voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage ( $V_{IO}$ ). To make an accurate comparison, the overdrive voltage ( $V_{OD}$ ) must be higher than the input offset voltage ( $V_{IO}$ ). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. Figure 8 and Figure 9 show positive and negative response times with respect to overdrive voltage.

#### 8.2.2.3 Output and Drive Current

Output current is determined by the load and pullup resistance and logic and pullup voltage. The output current produces a low-level output voltage ( $V_{OL}$ ) from the comparator, where  $V_{OL}$  is proportional to the output current.

The output current can also effect the transient response.

#### 8.2.2.4 Response Time

Response time is a function of input over-drive. See the *Typical Characteristics* graphs for typical response times. The rise and fall times can be determined by the load capacitance ( $C_L$ ), load/pull-up resistance ( $R_{PULLUP}$ ) and equivalent collector-emitter resistance ( $R_{CE}$ ).

- The rise time (τ<sub>R</sub>) is approximately τ<sub>R</sub>~ R<sub>PULLUP</sub> × C<sub>L</sub>
- The fall time (τ<sub>F</sub>) is approximately τ<sub>F</sub> ~ R<sub>CE</sub> × C<sub>L</sub>
  - $R_{CE}$  can be determined by taking the slope of Figure 3 in its linear region at the desired temperature, or by dividing the V<sub>OL</sub> by I<sub>OUT</sub>

LM139A-MIL

SLCS161 – JUNE 2017

www.ti.com

#### 8.2.3 Application Curves

Figure 8 and Figure 9 were generated with scope probe parasitic capacitance of 50 pF.



## 9 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation can affect the common-mode range of the comparator input and create an inaccurate comparison.

## 10 Layout

#### **10.1 Layout Guidelines**

To create an accurate comparator application without hysteresis, maintain a stable power supply with minimized noise and glitches, which can affect the high level input common-mode voltage range. To achieve this accuracy, add a bypass capacitor between the supply voltage and ground. Place a bypass capacitor on the positive power supply and negative supply (if available).

NOTE

If a negative supply is not being used, do not place a capacitor between the GND pin of the device and system ground.

### **10.2 Layout Example**







## **11** Device and Documentation Support

#### 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87739012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87739012A LM139AFKB	Samples
5962-8773901CA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8773901CA LM139AJB	Samples
5962-8773901DA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8773901DA LM139AWB	Samples
LM139AFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87739012A LM139AFKB	Samples
LM139AJ	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	LM139AJ	Samples
LM139AJB	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8773901CA LM139AJB	Samples
LM139AW	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	LM139AW	Samples
LM139AWB	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8773901DA LM139AWB	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



10-Mar-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-87739012A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-8773901DA	W	CFP	14	1	506.98	26.16	6220	NA
LM139AFKB	FK	LCCC	20	1	506.98	12.06	2030	NA
LM139AW	W	CFP	14	1	506.98	26.16	6220	NA
LM139AWB	W	CFP	14	1	506.98	26.16	6220	NA

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14



# FK 20

## 8.89 x 8.89, 1.27 mm pitch

# **GENERIC PACKAGE VIEW**

## LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# J0014A



# **PACKAGE OUTLINE**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
  Falls within MIL-STD-1835 and GDIP1-T14.



# J0014A

# **EXAMPLE BOARD LAYOUT**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated