# 700 mA, Ultra-Low Noise and High PSRR LDO Regulator for RF and Analog Circuits


The NCP167 is a linear regulator capable of supplying 700 mA output current. Designed to meet the requirements of RF and analog circuits, the NCP167 device provides low noise, high PSRR, low quiescent current, and very good load/line transients. The device is designed to work with a 1  $\mu F$  input and a 1  $\mu F$  output ceramic capacitor. It is available in two thickness ultra–small 0.35P, 0.65 mm x 0.65 mm Chip Scale Package (CSP) and XDFN4 0.65P, 1 mm x 1 mm.

#### **Features**

- Operating Input Voltage Range: 1.9 V to 5.5 V
- Available in Fixed Voltage Option: 1.8 V to 5.2 V
- ±2% Accuracy Over Load/Temperature
- Ultra Low Quiescent Current Typ. 12 μA
- Standby Current: Typ. 0.1 μA
- Very Low Dropout: 210 mV at 700 mA
- Ultra High PSRR: Typ. 85 dB at 20 mA, f = 1 kHz
- Ultra Low Noise: 8.5 μV<sub>RMS</sub>
- Stable with a 1 µF Small Case Size Ceramic Capacitors
- Available in –WLCSP4 0.65 mm x 0.65 mm x 0.33 mm
  - -XDFN4 1 mm x 1 mm x 0.4 mm
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**

- Battery-powered Equipment
- Wireless LAN Devices
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders



**Figure 1. Typical Application Schematics** 



#### ON Semiconductor®

www.onsemi.com

#### MARKING DIAGRAMS











 $\overline{X}$  or XX = Specific Device Code M = Date Code

#### PIN CONNECTIONS



EN GND (Top View)



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 10 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

# **PIN FUNCTION DESCRIPTION**

Pin No. CSP4	Pin No. XDFN4	Pin Name	Description
A1	4	IN	Input voltage supply pin
A2	1	OUT	Regulated output voltage. The output should be bypassed with small 1 μF ceramic capacitor.
B1	3	EN	Chip enable: Applying $V_{EN}$ < 0.4 V disables the regulator, Pulling $V_{EN}$ > 1.2 V enables the LDO.
B2	2	GND	Common ground connection
-	EPAD	EPAD	Expose pad should be tied to ground plane for better power dissipation

#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V <sub>IN</sub>	-0.3 V to 6	V
Output Voltage	V <sub>OUT</sub>	$-0.3$ to $V_{IN}$ + 0.3, max. 6 V	V
Chip Enable Input	V <sub>CE</sub>	-0.3 to V <sub>IN</sub> + 0.3, max. 6 V	V
Output Short Circuit Duration	t <sub>SC</sub>	unlimited	s
Maximum Junction Temperature	$T_J$	150	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2000	V
ESD Capability, Machine Model (Note 2)	ESD <sub>MM</sub>	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- 2. This device series incorporates ESD protection and is tested by the following methods:
  - ESD Human Body Model tested per EIA/JESD22-A114
  - ESD Machine Model tested per EIA/JESD22-A115
  - Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

# THERMAL CHARACTERISTICS

Rating		Value	Unit
Thermal Characteristics, WLCSP4 (Note 3) Thermal Resistance, Junction–to–Air		108	°C/W
Thermal Characteristics, XDFN4 (Note 3) Thermal Resistance, Junction-to-Air		198	

3. Measured according to JEDEC board specification. Detailed description of the board can be found in JESD51-7

**ELECTRICAL CHARACTERISTICS**  $-40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$ ;  $V_{IN} = V_{OUT(NOM)} + 1$  V;  $I_{OUT} = 1$  mA,  $C_{IN} = C_{OUT} = 1$   $\mu\text{F}$ , unless otherwise noted.  $V_{EN} = 1.2$  V. Typical values are at  $T_J = +25^{\circ}\text{C}$  (Note 4).

Parameter	Test Conditions		Symbol	Min	Тур	Max	Unit
Operating Input Voltage			V <sub>IN</sub>	1.9		5.5	V
Output Voltage Accuracy (Note 5)	$V_{IN} = V_{OUT(NOM)} + 1 \text{ V to 5.5 V}$ 0 mA \le I <sub>OUT</sub> \le 700 mA		V <sub>OUT</sub>	-2		+2	%
Line Regulation	V <sub>OUT(NOM)</sub> + 1	$V \le V_{IN} \le 5.5 V$	Line <sub>Reg</sub>		0.02		%/V
Load Regulation	I <sub>OUT</sub> = 1 mA to 700 mA	WLCSP4	11		0.001		0// 1
		XDFN4	- Load <sub>Reg</sub>		0.002		%/mA
Dropout Voltage (Note 6)	I <sub>OUT</sub> = 700 mA	V <sub>OUT(NOM)</sub> = 1.8 V			315	450	mV
		V <sub>OUT(NOM)</sub> = 3.3 V	V <sub>DO</sub>		190	290	
Output Current Limit	V <sub>OUT</sub> = 90%	V <sub>OUT(NOM)</sub>	I <sub>CL</sub>	800	1000		^
Short Circuit Current	V <sub>OUT</sub> = 0 V		I <sub>SC</sub>		1050		mA
Quiescent Current	I <sub>OUT</sub> =	: 0 mA	IQ		9.7	18	μΑ
Shutdown Current	$V_{EN} \le 0.4 \text{ V}, V_{IN} = 4.8 \text{ V}$		I <sub>DIS</sub>		0.01	1	μΑ
EN Pin Threshold Voltage	EN Input Voltage "H"		V <sub>ENH</sub>	1.2			V
	EN Input Voltage "L"		V <sub>ENL</sub>			0.4	1 '
EN Pull Down Current	V <sub>EN</sub> = 4.8 V		I <sub>EN</sub>		0.2	0.5	μΑ
Turn-On Time	$C_{OUT}$ = 1 $\mu$ F, From assertion of $V_{EN}$ to $V_{OUT}$ = 95% $V_{OUT(NOM)}$				120		μS
Power Supply Rejection Ratio	$V_{OUT(NOM)} = 3.3 \text{ V}, $ $f = 100 \text{ Hz}$ $f = 1 \text{ kHz}$ $f = 10 \text{ kHz}$ $f = 100 \text{ kHz}$		PSRR		83 85 80 63		dB
Output Voltage Noise	f = 10 Hz to 100 kHz		V <sub>N</sub>		8.5		$\mu V_{RMS}$
Thermal Shutdown Threshold	Temperature rising		T <sub>SDH</sub>		160		°C
	Temperature falling		T <sub>SDL</sub>		140		°C
Active output discharge resistance	V <sub>EN</sub> < 0.4 V, V	/ersion A only	R <sub>DIS</sub>		280		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T<sub>A</sub> = 25°C.
 Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.

Respect SOA.

<sup>6.</sup> Dropout voltage is characterized when V<sub>OUT</sub> falls 100 mV below V<sub>OUT(NOM)</sub>.

#### **TYPICAL CHARACTERISTICS**




Figure 3. Output Voltage vs. Temperature – V<sub>OUT</sub> = 2.85 V




Figure 4. Quiescent Current vs. Input Voltage




Figure 5. Ground Current vs. Output Current




Figure 6. Dropout Voltage vs. Output Current –  $V_{OUT} = 1.8 \text{ V}$ 




Figure 7. Dropout Voltage vs. Output Current –  $V_{OUT} = 2.85 \text{ V}$ 




Figure 8. Dropout Voltage vs. Output Current –  $V_{OUT} = 3.3 \text{ V}$ 

#### **TYPICAL CHARACTERISTICS**




Figure 9. Current Limit vs. Temperature




Figure 10. Short Circuit Current vs.
Temperature




Figure 11. Short Circuit Current vs. Input Voltage




Figure 12. Disable Current vs. Temperature




Figure 13. Current to Enable Pin vs. Temperature




Figure 14. Enable Voltage Threshold vs.
Temperature

#### **TYPICAL CHARACTERISTICS**




Figure 15. Power Supply Rejection Ratio vs. Current,  $V_{DROP}$  = 0.5 V,  $C_{OUT}$  = 1  $\mu F$ 




Figure 16. Power Supply Rejection Ratio vs. Current,  $V_{DROP} = 0.3 \text{ V}$ ,  $C_{OUT} = 1 \mu\text{F}$ 




Figure 17. Power Supply Rejection Ratio vs. Input Voltage,  $I_{OUT}$  = 100 mA,  $C_{OUT}$  = 1  $\mu F$ 




Figure 18. Power Supply Rejection Ratio vs. Input Voltage,  $I_{OUT}$  = 20 mA,  $C_{OUT}$  = 1  $\mu F$ 




Figure 19. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 20 mA,  $C_{OUT}$  = 1  $\mu F$ 




Figure 20. Output Voltage Noise Spectral Density for  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 250 mA,  $C_{OUT}$  = 1  $\mu F$ 

#### APPLICATIONS INFORMATION

#### General

The NCP167 is an ultra-low noise 700 mA low dropout regulator designed to meet the requirements of RF applications and high performance analog circuits. The NCP167 device provides very high PSRR and excellent dynamic response. In connection with low quiescent current this device is well suitable for battery powered application such as cell phones, tablets and other. The NCP167 is fully protected in case of current overload, output short circuit and overheating.

#### Input Capacitor Selection (CIN)

Input capacitor connected as close as possible is necessary for ensure device stability. The X7R or X5R capacitor should be used for reliable performance over temperature range. The value of the input capacitor should be 1  $\mu F$  or greater to ensure the best dynamic performance. This capacitor will provide a low impedance path for unwanted AC signals or noise modulated onto constant input voltage. There is no requirement for the ESR of the input capacitor but it is recommended to use ceramic capacitors for their low ESR and ESL. A good input capacitor will limit the influence of input trace inductance and source resistance during sudden load current changes.

# Output Decoupling (COUT)

The NCP167 requires an output capacitor connected as close as possible to the output pin of the regulator. The recommended capacitor value is 1  $\mu$ F and X7R or X5R dielectric due to its low capacitance variations over the specified temperature range. The NCP167 is designed to remain stable with minimum effective capacitance of 0.7  $\mu$ F to account for changes with temperature, DC bias and package size. Especially for small package size capacitors such as 0201 the effective capacitance drops rapidly with the applied DC bias. Please refer Figure 21.




Figure 21. Capacity vs DC Bias Voltage

There is no requirement for the minimum value of Equivalent Series Resistance (ESR) for the C<sub>OUT</sub> but the

maximum value of ESR should be less than  $1.7 \Omega$ . Larger output capacitors and lower ESR could improve the load transient response or high frequency PSRR. It is not recommended to use tantalum capacitors on the output due to their large ESR. The equivalent series resistance of tantalum capacitors is also strongly dependent on the temperature, increasing at low temperature.

#### **Enable Operation**

The NCP167 uses the EN pin to enable/disable its device and to deactivate/activate the active discharge function. If the EN pin voltage is <0.4 V the device is guaranteed to be disabled. The pass transistor is turned—off so that there is virtually no current flow between the IN and OUT. The active discharge transistor is active so that the output voltage  $V_{OUT}$  is pulled to GND through a 280  $\Omega$  resistor. In the disable state the device consumes as low as typ. 10 nA from the  $V_{IN}$ . If the EN pin voltage >1.2 V the device is guaranteed to be enabled. The NCP167 regulates the output voltage and the active discharge transistor is turned—off. The EN pin has internal pull—down current source with typ. value of 200 nA which assures that the device is turned—off when the EN pin is not connected. In the case where the EN function isn't required the EN should be tied directly to IN.

### **Output Current Limit**

Output Current is internally limited within the IC to a typical 1000 mA. The NCP167 will source this amount of current measured with a voltage drops on the 90% of the nominal  $V_{OUT}$ . If the Output Voltage is directly shorted to ground ( $V_{OUT} = 0$  V), the short circuit protection will limit the output current to 1050 mA (typ.). The current limit and short circuit protection will work properly over whole temperature range and also input voltage range. There is no limitation for the short circuit duration.

#### Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown threshold ( $T_{SD} = 160^{\circ}\text{C}$  typical), Thermal Shutdown event is detected and the device is disabled. The IC will remain in this state until the die temperature decreases below the Thermal Shutdown Reset threshold ( $T_{SDU} = 140^{\circ}\text{C}$  typical). Once the IC temperature falls below the 140°C the LDO is enabled again. The thermal shutdown feature provides the protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking.

#### **Reverse Current**

The PMOS pass transistor has an inherent body diode which will be forward biased in the case that  $V_{OUT} > V_{IN}$ . Due to this fact in cases, where the extended reverse current condition can be anticipated the device may require additional external protection.

#### **Power Supply Rejection Ratio**

The NCP167 features very high Power Supply Rejection ratio. If desired the PSRR at higher frequencies in the range  $100~\rm kHz-10~MHz$  can be tuned by the selection of  $C_{OUT}$  capacitor and proper PCB layout.

#### Turn-On Time

The turn—on time is defined as the time period from EN assertion to the point in which  $V_{OUT}$  will reach 98% of its nominal value. This time is dependent on various application conditions such as  $V_{OUT(NOM)}$ ,  $C_{OUT}$ ,  $T_A$ .

#### **Power Dissipation**

As power dissipated in the NCP167 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. The maximum power dissipation the NCP167 can handle is given by:

$$P_{D(MAX)} = \frac{\left[125^{\circ}C - T_{A}\right]}{\theta_{JA}}$$
 (eq. 1)

The power dissipated by the NCP167 for given application conditions can be calculated from the following equations:

$$P_D \approx V_{IN} \cdot I_{GND} + I_{OUT} (V_{IN} - V_{OUT})$$
 (eq. 2)




Figure 22.  $\theta_{JA}$  and  $P_{D\,(MAX)}$  vs. Copper Area (CSP4)




Figure 23. θ<sub>JA</sub> and P<sub>D (MAX)</sub> vs. Copper Area (XDFN4)

# **PCB Layout Recommendations**

To obtain good transient performance and good regulation characteristics place  $C_{\rm IN}$  and  $C_{\rm OUT}$  capacitors close to the device pins and make the PCB traces wide. In order to minimize the solution size, use 0402 or 0201 capacitors with appropriate capacity. Larger copper area connected to the

pins will also improve the device thermal resistance. The actual power dissipation can be calculated from the equation above (Equation 2). Expose pad can be tied to the GND pin for improvement power dissipation and lower device temperature.

# **ORDERING INFORMATION (XDFN4)**

Device	Nominal Output Voltage	Description	Marking	Package	Shipping
NCP167AMX180TBG	1.8 V		CH		
NCP167AMX280TBG	2.8 V	1	СР	1	
NCP167AMX285TBG	2.85 V	700 mA, Active	CK	1	
NCP167AMX300TBG	3.0 V	Discharge	CQ	XDFN4	3000 / Tape
NCP167AMX330TBG	3.3 V	1	CR	(Pb-Free)	& Reel
NCP167AMX350TBG	3.5 V	1	CL	1	
NCP167BMX330TBG	3.3 V	700 mA, Non-Active Discharge	AR		

# **ORDERING INFORMATION (WLCSP4)**


Device	Nominal Output Voltage	Description	Marking*	Rotation	Package	Shipping <sup>†</sup>
NCP167AFCT180T2G	1.8 V		Н	0°		
NCP167AFCT285T2G	2.85 V		K	0°		
NCP167AFCT295T2G	2.95 V	700 mA, Active Discharge	Р	0°		
NCP167AFCT330T2G	3.3 V		R	0°	WLCSP4	5000 / Tape
NCP167AFCT350T2G	3.5 V		L	0°	(Pb-Free)	& Reel
NCP167AFCTC350T2G	3.5 V	700 mA, Active Discharge, Backside Coating	L	0°		
NCP167BFCT330T2G	3.3 V	700 mA, Non–Active Discharge	R	180°		

<sup>\*</sup>Marking letter with overbar.
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


# **PACKAGE DIMENSIONS**


# WLCSP4, 0.64x0.64

CASE 567JZ **ISSUE A** 



**TOP VIEW** 






- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

	MILLIMETERS			
DIM	MIN NOM MAX			
Α			0.33	
A1	0.04 0.06 0.08			
A2	0.23 REF			
b	0.195	0.210	0.225	
D	0.610	0.640	0.670	
E	0.610	0.640	0.670	
е	0.35 BSC			

# RECOMMENDED SOLDERING FOOTPRINT\*





DIMENSIONS: MILLIMETERS


<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# PACKAGE DIMENSIONS

### XDFN4 1.0x1.0, 0.65P CASE 711AJ ISSUE A








#### NOTES:

- DIMENSIONING AND TOLERANCING PER
  ASME Y14 5M 1994
- ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION 5 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 mm FROM THE TERMINAL TIPS.
- 0.20 mm FROM THE TERMINAL TIPS.
   COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.33	0.43		
A1	0.00	0.05		
A3	0.10	REF		
b	0.15	0.25		
b2	0.02	0.12		
D	1.00 BSC			
D2	0.43	0.53		
Е	1.00 BSC			
е	0.65 BSC			
L	0.20	0.30		
L2	0.07	0.17		

# RECOMMENDED MOUNTING FOOTPRINT\*



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor akes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Phone: 81–3–5817–1050