

www.ablic.com

PIN-SELECTABLE INTERVAL TIMER IC

© ABLIC Inc., 2019

Rev.1.0_00

The interval timer IC allows for intermittent system operation by inputting a signal to the system at fixed periods of time. The S-35730 outputs the interval signal (clock pulse).

One interval signal (clock pulse frequency) can be selected from "32.768 kHz", "32 Hz", "1.024 kHz", and "1 Hz" according to the SET0 pin and the SET1 pin settings.

Features

- Interval signal output function Selectable interval signal (clock pulse frequency), with an output control pin
- (Clock pulse output function):
- 4.0 μA typ. (Quartz crystal: C∟ = 6.0 pF, V_{DD} = 3.0 V, ENBL pin = "H", Ta = +25°C,
- Low current consumption:
- FOUT pin output = 32.768 kHz)
- Wide range of operation voltage:
- Built-in 32.768 kHz crystal oscillation circuit
 - Ta = -40° C to $+85^{\circ}$ C

1.8 V to 5.5 V

• Lead-free (Sn 100%), halogen-free

• Operation temperature range:

Applications

- IoT communications device
- Monitoring device
- Security device
- Battery system
- Energy harvesting system

Package

• TMSOP-8

Block Diagram



Figure 1

Product Name Structure

1. Product name



*1. Refer to the tape drawing.

2. Package

 Table 1
 Package Drawing Codes

Package Name	Dimension	Таре	Reel
TMSOP-8	FM008-A-P-SD	FM008-A-C-SD	FM008-A-R-SD

3. Product name list

Table 2

Droduct Nomo	FOUT Din Output Form	SET0 F	Pin, SET1 Pin S	Settings (SET0	, SET1)
Product Name	FOUT Pin Output Form	0, 0	0, 1	1, 0	1, 1
S-35730C01I-K8T2U	CMOS output	32.768 kHz	32 Hz	1.024 kHz	1 Hz

Pin Configuration

1. TMSOP-8

		Тор	view	
1 2 3 4	HHH	0		8 7 6 5

Figure 2

Pin No.	Symbol	Description	I/O	Configuration
1	ENBL	Input pin for clock pulse output control	Input	CMOS input
2	XOUT	Connection pins for		
3	XIN	quartz crystal	_	—
4	VSS	GND pin	-	—
5	FOUT	Output pin for clock pulse	Output	CMOS output
6	SET0	Input pins for clock pulse	Innut	
7	SET1	frequency setting	Input	CMOS input
8	VDD	Pin for positive power supply	-	_

Table 3 List of Pins

Pin Functions

1. SET0, SET1 (Input for clock pulse frequency setting) pins

These pins input the clock pulse frequency setting signals.

One clock pulse frequency can be selected from "32.768 kHz", "32 Hz", "1.024 kHz", and "1 Hz" according to the SET0 pin and the SET1 pin settings. Regarding the clock pulse frequency, refer to "1. Clock pulse frequency" in "■ FOUT Pin Clock Pulse Output".

2. ENBL (Input for clock pulse output control) pin

This pin controls the clock pulse output from the FOUT pin. The clock pulse is output from the FOUT pin when the ENBL pin is "H". The FOUT pin is fixed when the ENBL pin is "L".

3. FOUT (Output for clock pulse) pin

This pin outputs the clock pulse. Regarding the operation of the clock pulse output, refer to "2. ENBL pin and clock pulse output of FOUT pin " in "■ FOUT Pin Clock Pulse Output". Besides, the FOUT pin output form is CMOS output.

4. XIN, XOUT (Connection for quartz crystal) pins

Connect a quartz crystal between the XIN pin and the XOUT pin.

5. VDD (Positive power supply) pin

Connect this pin with a positive power supply. Regarding the values of voltage to be applied, refer to "**Recommended Operation Conditions**".

6. VSS pin

Connect this pin to GND.

Equivalent Circuits of Pins





Figure 3 SET0 Pin, SET1 Pin

Figure 4 ENBL Pin



Figure 5 FOUT Pin

■ Absolute Maximum Ratings

Table 4

Item	Symbol	Applied Pin	Absolute Maximum Rating	Unit
Power supply voltage	VDD	-	$V_{SS} - 0.3$ to $V_{SS} + 6.5$	V
Input voltage	VIN	SET0, SET1, ENBL	$V_{SS} - 0.3$ to $V_{SS} + 6.5$	V
Output voltage	Vout	FOUT	$V_{\text{SS}} - 0.3$ to $V_{\text{DD}} + 0.3 \leq V_{\text{SS}} + 6.5$	V
Operation ambient temperature*1	T _{opr}	_	-40 to +85	°C
Storage temperature	T _{stg}	-	–55 to +150	°C

*1. Conditions with no condensation or frost. Condensation or frost causes short-circuiting between pins, resulting in a malfunction.

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

Recommended Operation Conditions

Table 5

						(Vss = 0 V)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Operation power supply voltage	V _{DD}	Ta = -40°C to +85C	1.8	_	5.5	V

Oscillation Characteristics

Table 6

(Ta = $+25^{\circ}$ C, V_{DD} = 3.0 V, V_{SS} = 0 V unless otherwise specified)

(Q	uartz crystal	(NX3215SD, C⊾ = 6.0 pF) man	ufactured b	y Nihon De	empa Kogy	<u>o Co., Ltd.)</u>
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	Within 10 seconds	1.8	I	5.5	V
Oscillation start time	t _{STA}	_	_	I	1	S
IC-to-IC frequency deviation*1	δΙϹ	_	-20	-	+20	ppm

*1. Reference value

■ DC Electrical Characteristics

Table 7

		(Quartz crv	(Ta = −40°C to stal (NX3215SD, C∟ = 6.0 pF) mai				,
Item	Symbol		Condition	Min.	Тур.	Max.	Unit
Current consumption 1	I _{DD1}	_	V _{DD} = 3.0 V, ENBL pin = V _{SS} , FOUT pin = no load	-	1.7	3.0	μA
Current consumption 2	I _{DD2}	_	V_{DD} = 3.0 V, ENBL pin = V_{DD} , FOUT pin output = 32.768 kHz, FOUT pin = no load	_	4.0	6.0	μA
High level input leakage current	I _{IZH}	SET0, SET1, ENBL	V _{IN} = V _{DD}	-0.5	_	0.5	μΑ
Low level input leakage current	lizl	SET0, SET1, ENBL	V _{IN} = V _{SS}	-0.5	-	0.5	μA
High level output leakage current	lozн	FOUT	Vout = V _{DD}	-0.5	Ι	0.5	μA
Low level output leakage current	Iozl	FOUT	V _{OUT} = V _{SS}	-0.5	-	0.5	μA
High level input voltage	VIH	SET0, SET1, ENBL	_	$0.7 imes V_{DD}$	-	Vss + 5.5	V
Low level input voltage	VIL	SET0, SET1, ENBL	_	Vss - 0.3	_	$0.3 \times V_{\text{DD}}$	V
High level output voltage	V _{OH}	FOUT	I _{OH} = -0.4 mA	$0.8 imes V_{DD}$	_	-	V
Low level output voltage	Vol	FOUT	I _{OL} = 2.0 mA	-	_	0.4	V

FOUT Pin Clock Pulse Output

1. Clock pulse frequency

One clock pulse frequency can be selected from "32.768 kHz", "32 Hz", "1.024 kHz", and "1 Hz" according to the SET0 pin and the SET1 pin settings. **Table 8** shows the details.

Pin S	etting	Cleak Dulas Fraguenau
SET0	SET1	Clock Pulse Frequency
L	L	32.768 kHz
L	Н	32 Hz
Н	L	1.024 kHz
Н	Н	1 Hz

Table 8

2. ENBL pin and clock pulse output of FOUT pin

The FOUT pin outputs the clock pulse when the ENBL pin is "H". The FOUT pin is fixed to "L" when the ENBL pin is "L". Since the input signal of the ENBL pin is not synchronized with the clock pulse output from the FOUT pin, the duty ratio may change when the "H" and "L" of the ENBL pin changes.

The example of the FOUT pin output timing is shown below.



Figure 6 Example of FOUT Pin Output Timing

The SET0 pin and the SET1 pin input signals are not synchronized with the clock pulse output from the FOUT pin as well. Therefore, duty ratio may change if the SET0 pin and the SET1 pin settings are changed when the ENBL pin is "H".

Moreover, since the crystal oscillation circuit is unstable immediately after power-on, regardless of the status of the ENBL pin, the FOUT pin is fixed to "L" for about 0.5 seconds after power-on.

Power-on Detection Circuit

In order for the power-on detection circuit to operate normally, raise the power supply voltage of the IC from 0.2 V or lower so that it reaches 1.8 V of the operation power supply voltage minimum value within 10 ms, as shown in **Figure 7**.



*1. 0 V means that there is no potential difference between the VDD pin and the VSS pin of the S-35730.

Figure 7 How to Raise Power Supply Voltage

If the power supply voltage of the S-35730 cannot be raised under the above conditions, the power-on detection circuit may not operate normally and an oscillation may not start. In such case, perform the operations shown in "1. When power supply voltage is raised at ENBL pin = "L" " and "2. When power supply voltage is raised at ENBL pin = "H" ".

1. When power supply voltage is raised at ENBL pin = "L"

Set the ENBL pin to "L" until the power supply voltage reaches 1.8 V or higher. While the ENBL pin is set to "L", the oscillation start signal becomes "H", and the crystal oscillation circuit normally oscillates. If the ENBL pin is set to "H" after the power supply voltage reaches 1.8 V, the oscillation start signal becomes "L" within 500 ms, and the oscillation status is maintained.





2. When power supply voltage is raised at ENBL pin = "H"

Set the ENBL pin to "L" after the power supply voltage reaches 1.8 V or higher. If the ENBL pin is set to "L" for 500 ms or longer, the oscillation start signal becomes "H", and the crystal oscillation circuit normally oscillates. After that, if the ENBL pin is set to "H", the oscillation start signal becomes "L" within 500 ms, and the oscillation status is maintained.

	10 ms	1.8 V
		(Operation power supply voltage min.)
0.2 V or lower 0 V*1		
ENBL pin input		¦ Oscillation start signal '"H" → "L"
Oscillation start signal		within 500 ms
Crystal oscillation circuit output		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

*1. 0 V means that there is no potential difference between the VDD pin and the VSS pin of the S-35730.

Figure 9 When Power Supply Voltage is Raised at ENBL Pin = "H"

Example of Application Circuit





Caution The above connection diagram does not guarantee operation. Set the constants after performing sufficient evaluation using the actual application

■ Configuration of Crystal Oscillation Circuit

Since the S-35730 has built-in capacitors (Cg and Cd), adjustment of oscillation frequency is unnecessary.

However, the crystal oscillation circuit is sensitive to external noise and parasitic capacitance (C_P), these effects may become a factor to worsen the clock accuracy. Therefore, the following steps are recommended for optimizing the configuration of the crystal oscillation circuit.

- Locate the bypass capacitor adjacent to the power supply pin of the S-35730.
- Place the S-35730 and the quartz crystal as close to each other as possible, and shorten the wiring.
- Increase the insulation resistance between pins and the board wiring patterns of XIN and XOUT.
- Do not place any signal or power lines close to the crystal oscillation circuit.
- Locate the GND layer immediately below the crystal oscillation circuit.

(In the case of a multi-layer board, only the layer farthest from the oscillation circuit should be located as the GND layer. Do not locate a circuit pattern on the intermediate layers.)



Figure 11 Configuration of Crystal Oscillation Circuit



Figure 12 Example of Recommended Connection Pattern Diagram

Caution Oscillation characteristics are subject to the variation of each component such as board parasitic capacitance, parasitic resistance, quartz crystal and external capacitor. When configuring the crystal oscillation circuit, pay sufficient attention for them.

ABLIC Inc.

■ Cautions When Using Quartz Crystal

Request a matching evaluation between the IC and a quartz crystal to the quartz crystal maker.

Precautions

- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

Characteristics (Typical Data)

1. Current consumption 1 vs. Power supply voltage characteristics



3. Current consumption 2 vs. Power supply voltage characteristics



5. Current consumption 2 vs. FOUT pin load capacitance characteristics



7. Oscillation frequency vs. Power supply voltage characteristics



2. Current consumption 1 vs. Temperature characteristics



4. Current consumption 2 vs. Temperature characteristics



6. Current consumption 2 vs. FOUT pin output frequency characteristics



8. Oscillation frequency vs. Temperature characteristics



ABLIC Inc.

9. Low level output current vs. Output voltage characteristics



10. High level output current vs. $V_{\text{DD}}-V_{\text{OUT}}$ characteristics











Disclaimers (Handling Precautions)

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
 ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.

The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.

- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.



2.4-2019.07