LB1945D

Monolithic Digital IC

PWM Current Control Stepping Motor Driver

Overview

The LB1945D is a PWM current control stepping motor driver that uses a bipolar drive technique. It is optimal for use with the carriage and paper feed stepping motors used in printers.

Functions and Features

- PWM current control (external clock)
- Digital load current selection function (supports 1-2, W1-2, and 2-phase excitation)
- Built-in high and low side diodes
- Simultaneous on state prevention function (through-current prevention)
- Built-in thermal shutdown circuit
- Noise canceling function

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Motor supply voltage	V _{BB} max		30	V
Output peak current	I _O peak	$tW \leq 20 \mu s$	1.0	А
Output continuous current	I _O max		0.8	А
Logic system supply voltage	V _{CC} max		6.0	V
Logic input voltage range	V _{IN}		-0.3 to V _{CC}	V
Emitter output voltage range	VE		1.0	V
Allowable power dissipation	Pd max	Independent IC	2.8	W
Operating temperature	Topr		-20 to +90	°C
Storage temperature	Tstg		-55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



LB1945D

Recommended Operating Range at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Motor supply voltage	V _{BB}		10 to 28	V
Logic system supply voltage	V _{CC}		4.75 to 5.25	V
Reference voltage	VREF		1.5 to 5.0	V

Electrical Characteristics at Ta = 25°C, V_{BB} = 24V, V_{CC} = 5V, VREF = 5V

Parameter	Symbol Conditions				Unit		
Parameter	Symbol	Conditions	min	typ	max	Unit	
Output block							
Output stage supply current	I _{BB} ON	I ₁ = 0.8V, I ₂ = 0.8V, ENABLE = 0.8V	0.5	1.0	2.0	mA	
	I _{BB} OFF	ENABLE = 3.2V			0.2		
Output saturation voltage 1	V _O sat1	I _O = +0.5A, sink side		0.3	0.5	V	
Output saturation voltage 2	V _O sat2	I _O = +0.8A, sink side		0.5	0.7	V	
Output saturation voltage 3	V _O sat3	I _O = -0.5A, source side		1.6	1.8	V	
Output saturation voltage 4	V _O sat4	I _O = -0.8A, source side		1.8	2.0	V	
Output leakage current	V _O 1(leak) V _O 2(leak)	$V_{O} = V_{BB}$, sink side $V_{O} = 0V$, source side	-50		50	μΑ	
Output sustain voltage	VSUS	L = 3.9mH, I _O = 1.0A*	30			V	
Logic block							
Logic supply current	I _{CC} ON	I ₁ = 0.8V, I ₂ = 0.8V, ENABLE = 0.8V	50	70.0	92	mA	
	I _{CC} OFF	ENABLE = 3.2V	7	10.0	13		
Input voltage	VIH		3.2			V	
	v_{IL}				1.8	v	
Input current	Чн	V _{IH} = 3.2V	35	50	65	μA	
	١ _{١L}	$V_{IL} = 0.8V$	7	10	13	μΑ	
Set current control threshold	VREF/	$I_1 = 0.8V, I_2 = 0.8V$	9.5	10	10.5		
value	VSEN	I ₁ = 3.2V, I ₂ = 0.8V	13.5	15	16.5		
		I ₁ = 0.8V, I ₂ = 3.2V	25.5	30	34.5		
Reference current	IREF	VREF = 5.0V, I ₁ = 0.8V, I ₂ = 0.8V	17.5	25	32.5	μΑ	
CR pin current	ICR	CR = 1.0V	-1.0			μΑ	
Thermal shutdown temperature	TS			170		°C	
Thermal shutdown hysteresis	TSHY			40		°C	

*: The design specification items are design guarantees and are not measured.

Package Dimensions

unit:mm (typ)

3147C





Pin Assignment



Pin Functions

Pin No.	Pin	Description
22	V _{BB} 1	Output stage power supply voltage
5	V _{BB} 2	High side diode cathode connection
24	E1	The set current is controlled by inserting resistors RE between these pins and ground.
6	E2	
27	OUTA	Output pins
28	OUTĀ	
2	OUTB	
1	OUTB	
15	GND	Ground
14	S-GND	Sense ground
4, 25	SUBGND	IC sub-ground
23	D-GND	Low side built-in diode ground (anode side)
7		
8	CR	Chopping is performed at the period of a triangle wave set by the RC circuit connected to this pin.
		The triangle wave off time is the noise cancellation time.
16	VREF1	Output current settings.
13	VREF2	(The output current is determined by providing an input in the range 1.5V to 5V.)
20	PHASE1	Output phase switching inputs
9	PHASE2	High-level input: $OUTA = high$, $OUT\overline{A} = low$
		Low-level input: $OUTA = Iow, OUT\overline{A} = high$
19	ENABLE1	Output on/off control inputs
10	ENABLE2	High-level input: Output off
		Low-level input: Output on
17, 18	IA1, IA2	Output current setting digital inputs.
12, 11	IB1, IB2	The output current is set to 1/3, 2/3 or 1 by input high/low levels to these pins.
21	Vcc	Logic block power supply voltage



Application circuit



ILB01556

Truth Table

ENABLE	PHASE	OUTA	OUTĀ
Low	High	High	Low
Low	Low	Low	High
High	-	OFF	OFF

I ₁	l ₂	Output current		
Low	Low	$Vref/(10 \times R_E) = I_{OUT}$		
High	Low	$Vref/(15 \times R_E) = I_{OUT} \times 2/3$		
Low	High	$Vref/(30 \times R_E) = I_{OUT} \times 1/3$		
High	High	0		

Note: The output is turned off when ENABLE is high or in the $I_1 = I_2$ = high state.

Clockwise/counterclockwise Operating Sequence

2-phase excitation drive

Clockwise rotation					IA1 = I	A2 = IB1 = IB2 = 0
No.	PHASE1	OUTA	OUTA	PHASE2	OUTB	OUTB
0	0	0	1	0	0	1
1	1	1	0	0	0	1
2	1	1	0	1	1	0
3	0	0	1	1	1	0

(Counterclockwise r	otation				IA1 = I	A2 = IB1 = IB2 = 0
	No.	PHASE1	OUTA	OUTA	PHASE2	OUTB	OUTB
	0	0	0	1	1	1	0
	1	1	1	0	1	1	0
	2	1	1	0	0	0	1
	3	0	0	1	0	0	1

Control Sequence

2-phase excitation

				Table 1			ENAB	LE1 = ENABLE2 = 0	
10	Phase A					Phase B			
NO	PH1	IA2	IA1	Current value	PH2	IB2	IB1	Current value	
0	0	0	0	1	0	0	0	1	
1	1	0	0	1	0	0	0	1	
2	1	0	0	1	1	0	0	1	
3	0	0	0	1	1	0	0	1	

1-2 phase excitation - 1/2 step

				Table 2			ENA	BLE1 = ENABLE2 = 0
Ne	Phase A						Phase B	
No.	PH1	IA2	IA1	Current value	PH2	IB2	IB1	Current value
0	0	0	0	1	*	1	1	0
1	0	0	1	2/3	0	0	1	2/3
2	*	1	1	0	0	0	0	1
3	1	0	1	2/3	0	0	1	2/3
4	1	0	0	1	*	1	1	0
5	1	0	1	2/3	1	0	1	2/3
6	*	1	1	0	1	0	0	1
7	0	0	1	2/3	1	0	1	2/3

1-2 phase Excitation Timing Chart



				Table 3			ENAB	LE1 = ENABLE2
			Phase A				Phase B	
NO	PH1	IA2	IA1	Current value	PH2	IB2	IB1	Current value
0	0	0	0	1	*	1	1	0
1	0	0	0	1	0	1	0	1/3
2	0	0	1	2/3	0	0	1	2/3
3	0	1	0	1/3	0	0	0	1
4	*	1	1	0	0	0	0	1
5	1	1	0	1/3	0	0	0	1
6	1	0	1	2/3	0	0	1	2/3
7	1	0	0	1	0	1	0	1/3
8	1	0	0	1	*	1	1	0
9	1	0	0	1	1	1	0	1/3
10	1	0	1	2/3	1	0	1	2/3
11	1	1	0	1/3	1	0	0	1
12	*	1	1	0	1	0	0	1
13	0	1	0	1/3	1	0	0	1
14	0	0	1	2/3	1	0	1	2/3
15	0	0	0	1	1	1	0	1/3

W1-2 phase Excitation Timing Chart



LB1945D

Simplified Equations for Determining RC Component Values

The equations for setting the RC oscillator circuit rise time (T1) and fall time (T2) are shown below.

T1 \approx 0.44C \times R (s)

 $T2 \approx 0.72 \times (C \times R \times 1000)/(R + 1000)$ (s)

(C:220 to 4700pF, R = 10 to $150k\Omega$)

The oscillator frequency must be set using the simplified equations shown above.

Note that the triangle wave fall time (T2) is also used as the noise canceller time.



Usage Notes

1. VREF

Since the VREF pin is the input pin for the reference voltage that sets the current, applications must be designed so that noise does not appear on this pin.

2. Ground pins

Since this IC switches high currents, the following points concerning grounding must be observed.

- The fins on the package rear surface, pins 7 and 8, and pins 21 and 22 must all be grounded.
- Sections of the circuit that carry large currents must be implemented with wide lines in the printed circuit pattern, and must be physically separated from the small signal system.
- The E pin sense resistor (RE) must be position as close as possible to the IC ground (pin 14).
- The capacitors between V_{CC} and ground and between V_{BB} and ground must be positioned as close as possible to the V_{CC} and V_{BB} pins on the printed circuit pattern.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal