







Texas Instruments

TCAN11623-Q1, TCAN11625-Q1 SLLSF83A – MAY 2021 – REVISED NOVEMBER 2021

# TCAN1162x-Q1 Automotive CAN FD System Basis Chip with Sleep Mode and LDO Output

# 1 Features

- AEC Q100 (Grade 1) Qualified for automotive applications
- Meets the requirements of ISO 11898-2:2016
- Functional Safety-Capable
  - Documentation available to aid in functional safety system design
- Wide input operational voltage range
- Integrated LDO for CAN transceiver supply
  - 5-V LDO with 100 mA output current capability -TCAN11625
  - 3.3-V LDO with 70 mA output current capability
     TCAN11623
- Classic CAN and CAN FD up to 8 Mbps
- V<sub>IO</sub> level shifting supports: 1.7 V to 5.5 V
- Operating modes
  - Normal mode
  - Standby mode
  - Low-power sleep mode
- · High-voltage INH output for system power control
- Local wake-up support via the WAKE pin
- Defined behavior when unpowered
  - Bus and IO terminals are high impedance (no load to operating bus or application)
- Protection features:
  - ±58-V CAN bus fault tolerant
  - Load dump support on V<sub>SUP</sub>
  - IEC ESD protection
  - Under-voltage and over-voltage protection
  - Thermal shutdown protection
  - TXD dominant state timeout (TXD DTO)
- Extra wide junction temperature support
- Available in the leadless VSON (14) package with wettable flank for improved automated optical inspection (AOI) capability

# 2 Applications

- Advanced driver assistance system (ADAS)
- Body electronics and lighting
- Automotive infotainment and cluster
- Hybrid, electric and powertrain systems

# **3 Description**

The TCAN1162x-Q1 are high-speed controller area network (CAN) system basis chips (SBC) that meet the physical layer requirements of the ISO 11898-2:2016 high-speed CAN specification. The TCAN1162x-Q1 supports both classical CAN and CAN FD networks up to 8 megabits per second (Mbps).

Both the TCAN11623-Q1 and TCAN11625-Q1 support a wide input supply range and integrates some form of an LDO output. The TCAN11625-Q1 has a 5-V LDO output ( $V_{CCOUT}$ ) which supplies the CAN transceiver voltage internally as well as additional current externally. The TCAN11623-Q1 has a 3.3-V LDO output ( $V_{LDO3}$ ), supplied from the 5-V LDO, supporting external loads.

The TCAN1162x-Q1 allows for system-level reductions in battery current consumption by selectively enabling the various power supplies that may be present on a system via the INH output pin. This allows an ultra-low-current sleep state where power is gated to all system components except for the TCAN1162x-Q1, while monitoring the CAN bus. When a wake-up event is detected, the TCAN1162x-Q1 initiates system start-up by driving INH high.

#### **Device Information**

PART NUMBER	UMBER PACKAGE <sup>(1)</sup> BODY						
TCAN11623-Q1 TCAN11625-Q1	VSON (14)	4.5 mm x 3.00 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Simplified Schematic** 



# **Table of Contents**

1 Features	
2 Applications	1
3 Description	1
4 Revision History	2
5 Description (continued)	3
6 Pin Configurations and Functions (TCAN11625)	4
7 Pin Configurations and Functions (TCAN11623)	5
8 Specifications	
8.1 Absolute Maximum Ratings	6
8.2 ESD Ratings	6
8.3 ESD Ratings IEC Specification	6
8.4 Recomended Operating Conditions	
8.5 Thermal Information	7
8.6 Power Supply Characteristics	7
8.7 Electrical Characteristics	9
8.8 Switching Characteristics	11
8.9 Typical Characteristics	
9 Parameter Measurement Information	14
10 Detailed Description	18
10.1 Overview	

10.2 Functional Block Diagram	.18
10.3 Feature Description	.20
10.4 Device Functional Modes	
11 Application Information	36
11.1 Application Information Disclaimer	.36
11.2 Typical Application	
11.3 Application Curves	
12 Power Supply Requirements	
13 Layout	.40
13.1 Layout Guidelines	40
13.2 Layout Example	
14 Device and Documentation Support	
14.1 Documentation Support	
14.2 Receiving Notification of Documentation Updates.	.42
14.3 Support Resources	
14.4 Trademarks	42
14.5 Electrostatic Discharge Caution	
14.6 Glossary	
15 Mechanical, Packaging, and Orderable	
Information	42

# **4 Revision History**

Cł	nanges from Revision * (May 2021) to Revision A (November 2021)	Page
•	Changed the document status from Advanced Information to Production data	1



# **5** Description (continued)

This allows an ultra-low-current sleep state in which power is gated to all system components except for the TCAN1162x-Q1, which remains in a low-power state while monitoring the CAN bus. When a wake-up event is detected, the TCAN1162x-Q1 initiates node start-up by driving INH high.

The TCAN1162x-Q1 supports an ultra low-power standby mode where the high-speed transmitter and normal receiver are switched off and a low-power wake-up receiver enables remote wake-up via the ISO 11898-2:2016 defined wake-up pattern (WUP).

The TCAN1162x-Q1 includes internal logic level translation via the V<sub>IO</sub> terminal to allow for interfacing directly to 1.8-V, 2.5-V, 3.3-V, or 5-V controllers. The transceiver includes many protection and diagnostic features including undervoltage detection, over voltage detection, thermal shutdown (TSD), driver dominant timeout (TXD DTO), and bus fault protection up to  $\pm$ 58-V.

The TCAN1162x-Q1 allows for system-level reductions in battery current consumption by selectively enabling the various power supplies that may be present on a node via the INH output pin. This allows an ultra-low-current sleep state in which power is gated to all system components except for the TCAN1162x-Q1, which remains in a low-power state while monitoring the CAN bus. When a wake-up pattern is detected on the bus or when a local wake-up is requested via the WAKE input, the TCAN1162x-Q1 initiates node start-up by driving INH high.



# 6 Pin Configurations and Functions (TCAN11625)



### Figure 6-1. DMT Package, 14 Pin (VSON), Top View

## Table 6-1. Pin Functions

PINS		TYPE	DESCRIPTION	
NAME	NO.	TTPE	DESCRIPTION	
TXD	1	Digital	CAN transmit data input, integrated pull-up	
GND	2	GND	Ground connection	
V <sub>CCOUT</sub>	3	Supply	5-V LDO regulated output voltage pin and transceiver supply	
RXD	4	Digital	CAN receive data output, tri-state when $V_{IO} < UV_{VIO}$	
V <sub>IO</sub>	5	Supply	IO supply voltage	
TS	6	Digital	Transceiver status	
INH	7	High Voltage	Inhibit pin to control system voltage regulators and supplies, high voltage	
NC	8		ernally connected, leave floating or connect to GND	
WAKE	9	High Voltage	Local WAKE input terminal, high voltage	
V <sub>SUP</sub>	10	Supply	High voltage supply from the battery	
nRST	11	Digital	Reset input/output	
CANL	12	Bus IO	Low level CAN bus input/output line	
CANH	13	Bus IO	High level CAN bus input/output line	
nSLP	14	Digital	Sleep mode control input, integrated pull-down	
Thermal Pad		_	Electrically connected to GND, connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief	



# 7 Pin Configurations and Functions (TCAN11623)



#### Figure 7-1. DMT Package, 14 Pin (VSON), Top View

#### Table 7-1. Pin Functions

PINS		ТҮРЕ	DESCRIPTION	
NAME	NO.		DESCRIPTION	
TXD	1	Digital Input	CAN transmit data input, integrated pull-up	
GND	2	GND	Ground connection	
V <sub>FLT</sub>	3	Supply	5-V LDO transceiver filter pin. Place a 10 $\mu F$ capacitor on this pin to ground.	
RXD	4	Digital Output	CAN receive data output, tri-state when $V_{IO} < UV_{VIO}$	
V <sub>IO</sub>	5	Supply	IO supply voltage	
TS	6	Digital	Transceiver status	
INH	7	High Voltage	Inhibit pin to control system voltage regulators and supplies, high voltage	
V <sub>LDO3</sub>	8	Supply	.3-V LDO regulated output voltage pin	
WAKE	9	High Voltage Local WAKE input terminal, high voltage		
V <sub>SUP</sub>	10 Supply High voltage supply from the battery		High voltage supply from the battery	
nRST	11	Digital	Reset input/output	
CANL	12	Bus IO	Low level CAN bus input/output line	
CANH	13	Bus IO	High level CAN bus input/output line	
nSLP	14	Digital	Sleep mode control input, integrated pull-down	
Thermal Pad		_	Electrically connected to GND, connect the thermal pad to the printed circuit board (PCB) ground plane for thermal relief	



# 8 Specifications

## 8.1 Absolute Maximum Ratings

over operating virtual junction temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>SUP</sub>	Supply voltage range	-0.3	42	V
V <sub>FLT</sub>	Transceiver supply voltage	-0.3	6	V
V <sub>CCOUT</sub>	5 V regulated output	-0.3	6	V
V <sub>LDO3</sub>	3.3 V regulated output	-0.3	4.5	V
V <sub>IO</sub>	IO level shifting voltage range	-0.3	6	V
V <sub>BUS</sub>	CAN bus IO voltage range (CANH, CANL)	-58	58	V
V <sub>WAKE</sub>	WAKE input pin voltage range	-18	42 and V <sub>I</sub> ≤ V <sub>SUP</sub> + 0.3	V
V <sub>INH</sub>	INH output pin voltage range	-0.3	42 and $V_O \le V_{SUP} + 0.3$	V
V <sub>(Logic_Input)</sub>	Logic input terminal voltage range	-0.3	6	V
V <sub>(Logic_Output)</sub>	Logic output terminal voltage range	-0.3	6	V
I <sub>O(LOGIC)</sub>	Logic output current		8	mA
I <sub>O(INH)</sub>	INH output current		6	mA
I <sub>O(WAKE)</sub>	Wake current if due to ground shifts $V_{(WAKE)} \le V_{(GND)} - 0.3$ V, thus the current into WAKE must be limited via an external serial resistor		3	mA
TJ	Operating virtual junction temperature range	-40	150	°C
T <sub>STG</sub>	Storage temperature	-65	165	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 8.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC HBM classification level Q100-002 <sup>(1)</sup> V <sub>SUP</sub> , WAKE, INH	HBM classification level 3A for all pin	±4000	
	Electrostatic discharge		HBM classification level 3A for V <sub>SUP</sub> , WAKE, INH	±8000	
V <sub>(ESD)</sub>			HBM classification level 3B for global pins CANH & CANL	±10000	V
		Charged-device model (CDM), per AEC C CDM classification level C5 for all pins	2100-011	±750	

(1) AEC-Q100-002 indicates that HBM stresses shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 8.3 ESD Ratings IEC Specification

				VALUE	UNIT
	System level electro-static discharge (ESD) <sup>(1)</sup>	CAN bus terminals (CANH & CANL) to GND	IEC 61000-4-2 (150pF, 330Ω)	±8000	
		V <sub>SUP</sub> and WAKE	unpowered contact discharge	±8000	
	ISO 7637 ISO pulse transients <sup>(2)</sup>	CAN bus terminals (CANH & CANL) to GND, V <sub>SUP</sub> and WAKE	Pulse 1	-100	
			Pulse 2	75	V
V <sub>TRAN</sub>			Pulse 3a	-150	
			Pulse 3b	100	
	ISO 7637-3 transient <sup>(3)</sup>		DCC slow transient pulse	±30	

(1) Tested according to IEC 62228-3 CAN Transceiver, Section 6.4; DIN EN 61000-4-2

(2) Tested according to IEC 62228-3 CAN Transceiver, Section 6.3; standard pulse parameters defined in ISO 7637-2

(3) Tested according to ISO 7637-3; electrical transient transmission by capacitive and inductive coupling via lines other than supply line



## 8.4 Recomended Operating Conditions

		MIN	NOM	MAX	UNIT
V <sub>SUP</sub>	Supply voltage range	5.5		28	V
V <sub>IO</sub>	IO supply voltage	1.7		5.5	V
I <sub>OH(DO)</sub>	Digital output terminal high level output current	-2			mA
I <sub>OL(DO)</sub>	Digital output terminal low level output current			2	mA
I <sub>O(INH)</sub>	INH output current			1	mA
C <sub>VSUP</sub>	V <sub>SUP</sub> pin capacitance		0.1		μF
C <sub>VCCOUT</sub>	V <sub>CCOUT</sub> pin capacitance TCAN11625	10			μF
C <sub>FLT</sub>	Filter pin capacitance TCAN11623	10			μF
C <sub>LDO3</sub>	V <sub>LDO3</sub> pin capacitance TCAN11623	1	4.7	10	μF
T <sub>SDR</sub>	Thermal shutdown rising	175	180		°C
T <sub>SDF</sub>	Thermal shutdown falling		165	170	°C
T <sub>HYS</sub>	Thermal shutdown hysterisis		15		°C

## 8.5 Thermal Information

	DMT (VSON)	UNIT
	14 PINS	UNIT
Junction-to-ambient thermal resistance	37.7	°C/W
Junction-to-case (top) thermal resistance	37.9	°C/W
Junction-to-board thermal resistance	14.2	°C/W
Junction-to-top characterization parameter	0.7	°C/W
Junction-to-board characterization parameter	14.2	°C/W
Junction-to-case (bottom) thermal resistance	4.9	°C/W
	Junction-to-case (top) thermal resistance         Junction-to-board thermal resistance         Junction-to-board thermal resistance         Junction-to-top characterization parameter         Junction-to-board characterization parameter	THERMAL METRIC <sup>(1)</sup> 14 PINS       Junction-to-ambient thermal resistance     37.7       Junction-to-case (top) thermal resistance     37.9       Junction-to-board thermal resistance     14.2       Junction-to-top characterization parameter     0.7       Junction-to-board characterization parameter     14.2

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 8.6 Power Supply Characteristics

Over recomended operating conditions with  $T_J$  = -40°C to 150°C, unless otherwise noted. All typical values are taken at 25°C,  $V_{SUP}$  = 12 V,  $V_{IO}$  = 3.3 V and  $R_L$  = 60  $\Omega$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT			
Supply Voltage and Current								
	Supply current	TXD = 0 V, $R_L$ = 60 $\Omega$ , $C_L$ = open See Figure 9-2		60	mA			
I <sub>SUP</sub>	Bus biasing active: dominant Transceiver only	TXD = 0 V, $R_L$ = 50 $\Omega$ , $C_L$ = open See Figure 9-2		70	mA			
	Supply current Bus biasing active: recessive Transceiver only	TXD = $V_{IO}$ , $R_L$ = 50 $\Omega$ , $C_L$ = open See Figure 9-2		3	mA			
I <sub>SUP(STB)</sub>	Supply current TCAN11623 Standby mode Bus biasing autonomous: inactive	5.5 V < V <sub>SUP</sub> ≤ 19 V See Figure 9-2		255	μA			
I <sub>SUP(STB)</sub>	Supply current TCAN11625 Standby mode Bus bias autonomous: inactive	5.5 V < V <sub>SUP</sub> ≤ 19 V See Figure 9-2		150	μA			
I <sub>SUP(SLP)</sub>	Supply current Sleep mode Bus bias autonomous: inactive	nSLP = 0 V, 5.5 V < $V_{SUP}$ ≤ 19 V T <sub>A</sub> > 85°C See Figure 9-2		50	μA			
I <sub>SUP(SLP)</sub>	Supply current Sleep mode Bus bias autonomous: inactive	nSLP = 0 V, 5.5 V < V <sub>SUP</sub> ≤ 19 V T <sub>A</sub> ≤ 85°C See Figure 9-2		40	μA			
I <sub>SUP(BIAS)</sub>	Supply current Bus bias autonomous: active <sup>(1)</sup>	5.5 V < V <sub>SUP</sub> ≤ 28 V See Figure 9-2		60	μA			
UV <sub>SUPR</sub>	Under voltage V <sub>SUP</sub> threshold rising	Ramp Up	4.05	4.42	V			



# 8.6 Power Supply Characteristics (continued)

Over recomended operating conditions with T<sub>J</sub> = -40°C to 150°C, unless otherwise noted. All typical values are taken at 25°C, V<sub>SUP</sub> = 12 V, V<sub>IO</sub> = 3.3 V and R<sub>L</sub> = 60  $\Omega$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UV <sub>SUPF</sub>	Under voltage V <sub>SUP</sub> threshold falling	Ramp Down	3.9		4.25	V
I <sub>IO</sub>	IO Supply Current Normal mode	RXD floating, TXD = 0 V			150	μA
I <sub>IO</sub>	IO Supply Current - TCAN11625 Normal, or Standby	RXD floating, TXD = V <sub>IO</sub>			12	μA
I <sub>IO</sub>	IO Supply Current - TCAN11623 Normal, or Standby	RXD floating, TXD = V <sub>IO</sub>			12.5	μA
I <sub>IO</sub>	IO Supply Current Sleep mode (T <sub>J</sub> ≤ 125°C)	nSLP = 0 V			10	μA
UVIOR	Under voltage V <sub>IO</sub> threshold rising	Ramp Up		1.4	1.65	V
UV <sub>IOF</sub>	Under voltage V <sub>IO</sub> threshold falling	Ramp Down	1	1.25		V
V <sub>HYS(UVIO)</sub>	Hysteresis voltage on UV <sub>VIO</sub>		40	80	160	mV
V <sub>FLT</sub> /V <sub>LDO3</sub> V <sub>CCOUT</sub>	Characteristics					
V <sub>FLT</sub>	CAN regulator filter pin	V <sub>SUP</sub> = 5.5 to 28 V	4.9		5.1	V
V <sub>CCOUT</sub>	5 V regulated output	$V_{SUP} = 5.5 \text{ to } 18 \text{ V}$ I <sub>L</sub> = 0 to 100 mA TXD = V <sub>IO</sub>	4.9		5.1	V
V <sub>CCOUT</sub>	5 V regulated output	$V_{SUP}$ = 5.65 to 18 V I <sub>L</sub> = 0 to 175 mA TXD = V <sub>IO</sub>	4.9		5.1	V
V <sub>CCOUT</sub>	5 V regulated output	$V_{SUP} = 5.65 \text{ to } 18 \text{ V}$ I <sub>L</sub> = 0 to 100 mA TXD = 0 V; V <sub>CANH</sub> = 0 V	4.9		5.1	V
V <sub>CCOUT_DROP</sub>	Dropout voltage	5 V LDO, V <sub>SUP</sub> – V <sub>CCOUT</sub> , I <sub>L</sub> = 125 mA		300	650	mV
V <sub>LDO3</sub>	3.3 V regulated output	V <sub>SUP</sub> = 5.5 to 18 V I <sub>LDO</sub> = 0 to 70 mA TXD = 0 V; V <sub>CANH</sub> = 0 V	3.2		3.4	v
$\Delta V_{LDO3(\Delta VSUP)}$	Line regulation	$V_{SUP}$ = 5.5 to 28 V, $\Delta V_{LDO}$ , $I_{LDO}$ = 10 mA			50	mV
$\Delta V_{CCOUT(\Delta VSUP)}$	Line regulation	$V_{SUP}$ = 5.5 to 28 V, I <sub>L</sub> = 10 mA, $\Delta V_{CCOUT}$			50	mV
$\Delta V_{LDO3(\Delta VSUPL)}$	Load regulation	$I_{LDO}$ = 1 to 70 mA, $V_{SUP}$ = 14 V, $\Delta V_{LDO}$			50	mV
$\Delta V_{CCOUT(\Delta VSUPL)}$	Load regulation	$I_L$ = 1 to 125 mA, $V_{SUP}$ = 14 V, $\Delta V_{CCOUT}$			50	mV
UV <sub>FLTR</sub>	Under voltage V <sub>FLT</sub> threshold rising	Ramp Up		4.6	4.75	V
UV <sub>FLTF</sub>	Under voltage V <sub>FLT</sub> threshold falling	Ramp Down	4.2	4.45		V
UV <sub>VCCOUTR</sub>	Under voltage $V_{CCOUT}$ threshold rising	Ramp Up		4.6	4.75	V
UV <sub>VCCOUTF</sub>	Under voltage $V_{CCOUT}$ threshold falling	Ramp Down	4.2	4.45		V
UV <sub>LDO3R</sub>	Under voltage V <sub>LDO3</sub> threshold rising	Ramp Up		2.9	3.1	V
UV <sub>LDO3F</sub>	Under voltage V <sub>LDO3</sub> threshold falling	Ramp Down	2.5	2.75		V
OV <sub>FLTR</sub>	Over voltage V <sub>FLT</sub> threshold rising	Ramp Up		5.7	6.15	V
OV <sub>FLTF</sub>	Over voltage V <sub>FLT</sub> threshold falling	Ramp Down	5.47	5.65		V
OV <sub>CCOUTR</sub>	Over voltage $V_{CCOUT}$ threshold rising	Ramp Up		5.7	6.15	V
OV <sub>CCOUTF</sub>	Over voltage V <sub>CCOUT</sub> threshold falling	Ramp Down	5.47	5.65		V
OV <sub>LDO3R</sub>	Over voltage V <sub>LDO3</sub> threshold rising	Ramp Up		3.8	3.93	V
OV <sub>LDO3F</sub>	Over voltage V <sub>LDO3</sub> threshold falling	Ramp Down	3.6	3.7		V
IL_VCCOUT	Output current limit	V <sub>CCOUT</sub> short to ground	175		275	mA
I <sub>L_LDO3</sub>	Output current limit	V <sub>LDO3</sub> short to ground	90		160	mA
PSRR <sub>VCCOUT</sub>	Power supply rejection ripple rejection	$\label{eq:V_RIP} \begin{array}{l} V_{RIP} = 0.5 \; V_{PP},  Load = 10 \; mA,  f = 100 \; Hz, \\ C_{O} = 10 \; \muF \end{array}$	60			dB
PSRR <sub>LDO3</sub>	Power supply rejection ripple rejection	$V_{RIP}$ = 0.5 V <sub>PP</sub> , Load = 10 mA, f = 100 Hz, C <sub>O</sub> = 4.7 µF	37			dB

(1) After a valid wake-up the total  $I_{SUP}$  current is the sum of  $I_{SUP(STB)}$  and  $I_{SUP(BIAS)}$  ( $I_{SUP} = I_{SUP(STB)} + I_{SUP(BIAS)}$ )



## **8.7 Electrical Characteristics**

Over recommended operating conditions with  $T_J = -40^{\circ}$ C to 150°C, unless otherwise noted. All typical values are taken at 25°C,  $V_{SUP} = 12$  V,  $V_{IO} = 3.3$  V and  $R_L = 60 \Omega$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
CAN Driver	Electrical Characteristics					
Vara	Dominant output voltage Bus biasing active	CANH	TXD = 0 V, 50 $\leq$ R <sub>L</sub> $\leq$ 65 $\Omega$ , C <sub>L</sub> = open, R <sub>CM</sub> =	2.75	4.5	V
V <sub>O(D)</sub>	Dominant output voltage Bus biasing active	CANL	– open See Figure 9-2	0.5	2.25	v
V <sub>O(R)</sub>	Recessive output voltage Bus biasing active		TXD = $V_{IO}$ , $R_L$ = open (no load), $R_{CM}$ = open See Figure 9-2	2	3	V
V <sub>SYM</sub>	$\label{eq:constraint} \begin{array}{ c c c } \hline Driver symmetry \\ Bus biasing active \\ (V_{O(CANH)} + V_{O(CANL)}) / V_{CC} \\ (V_{O(CANH)} + V_{O(CANL)}) / V_{FL} \end{array}$		$\begin{array}{l} \text{nSLP}=\text{V}_{\text{IO}}, \text{R}_{\text{L}}=60 \ \Omega, \ \text{C}_{\text{SPLIT}}=4.7 \ \text{nF}, \ \text{C}_{\text{L}}=\\ \text{Open}, \ \text{R}_{\text{CM}}=\text{Open}, \ \text{TXD}=250 \ \text{kHz}, \ 1 \ \text{Mhz},\\ 2.5 \ \text{MHz}\\ \text{See Figure 9-2} \end{array}$	0.9	1.1	V/V
V <sub>SYM_DC</sub>	DC Driver symmetry Bus biasing active V <sub>CCOUT</sub> – V <sub>O(CANH</sub> ) – V <sub>O(CAN</sub> V <sub>FLT</sub> – V <sub>O(CANH</sub> ) – V <sub>O(CANL</sub> )	NL)	nSLP = V <sub>IO</sub> , R <sub>L</sub> = 60 Ω, C <sub>L</sub> = open See Figure 9-2	-400	400	mV
	Differential output voltage Bus biasing active Dominant	CANH - CANL	nSLP =V <sub>IO</sub> , TXD = 0 V, 50 $\Omega \le R_L \le 65 \Omega$ , C <sub>L</sub> = open See Figure 9-2	1.5	3	v
V <sub>OD(DOM)</sub>	Differential output voltage Bus biasing active Dominant	CANH - CANL	$\label{eq:relation} \begin{split} nSLP = V_{IO}, \mbox{ TXD = 0 V, 45 } \Omega \leq R_L \leq 70 \ \Omega, \ CL \\ \mbox{= open} \\ See \ Figure \ 9-2 \end{split}$	1.4	3.3	v
	Differential output voltage Bus biasing active Dominant	CANH - CANL	$\label{eq:relation} \begin{split} nSLP = V_{IO}, \mbox{ TXD = 0 V, R}_L = 2240 \ \Omega, \ C_L = \\ open \\ See \ Figure \ 9\mbox{-}2 \end{split}$	1.5	5	v
V <sub>OD(REC)</sub>	Differential output voltage Bus biasing active Bus biasing inactive Recessive	CANH - CANL	$\label{eq:nSLP} \begin{split} nSLP = V_{IO}, \mbox{TXD} = V_{IO}, \mbox{R}_L = \mbox{open} \\ \mbox{open} \\ \mbox{See Figure 9-2} \end{split}$	-50	50	mV
	Pin output voltage	CANH	$\label{eq:stars} \begin{array}{l} \text{nSLP = 0 V, TXD = V_{IO}} \\ \text{R}_{L} = \text{open (no load), C}_{L} = \text{open} \\ \text{See Figure 9-2} \end{array}$	-0.1	0.1	v
	Bus biasing inactive	CANL	$\label{eq:rescaled} \begin{array}{l} \text{nSLP =0 V, TXD = V_{IO}} \\ \text{R}_{L} = \text{open (no load), C}_{L} = \text{open} \\ \text{See Figure 9-2} \end{array}$	-0.1	0.1	v
V <sub>OD(STB)</sub>	Differential output voltage Bus biasing inactive	CANH - CANL	$\label{eq:response} \begin{array}{l} \text{nSLP =0 V, TXD = V_{IO}} \\ \text{R}_{L} = \text{open (no load), C}_{L} = \text{open} \\ \text{See Figure 9-2} \end{array}$	-0.2	0.2	v
	Short-circuit steady-state or Bus biasing active Dominant	utput current	$\label{eq:stars} \begin{array}{l} nSLP = V_{IO}, TXD = 0 \ V \\ -15 \ V \leq V_{(CANH)} \leq 40 \ V \\ See \ Figure \ 9-2 \ and \ Figure \ 9-8 \end{array}$	-75		mA
IOS(DOM)	Short-circuit steady-state ou Bus biasing active Dominant	utput current	$eq:started_st$		75	mA
I <sub>OS(REC)</sub>	Short-circuit steady-state or Bus biasing active Recessive	utput current	$\label{eq:stars} \begin{array}{l} \text{nSLP} = \text{V}_{\text{IO}}, \text{V}_{\text{BUS}} = \text{CANH} = \text{CANL} \\ \text{-27 V} \leq \text{V}_{\text{BUS}} \leq 42 \text{ V} \\ \text{See Figure 9-2 and Figure 9-8} \end{array}$	-3	3	mA
CAN Receiv	ver Electrical Characteristics	5				
V <sub>IT(DOM)</sub>	Receiver dominant state inp Bus biasing active	out voltage range	nSLP = V <sub>IO</sub> , -12 V ≤ V <sub>CM</sub> ≤ 12 V	0.9	8	V
V <sub>IT(REC)</sub>	Receiver recessive state in Bus biasing active	out voltage range	See Figure 9-3 and Table 10-6	-3	0.5	V
V <sub>HYS</sub>	Hysteresis voltage for input Bus biasing active	threshold	nSLP = V <sub>IO</sub> See Figure 9-3 and Table 10-6	80	140	mV
V <sub>DIFF(MAX)</sub>	Maximum rating of V <sub>DIFF</sub>			-5	10	V
V <sub>DIFF(DOM)</sub>	Receiver dominant state input voltage range Bus biasing inactive		nSLP = 0 V, -12 V ≤ V <sub>CM</sub> ≤ 12 V	1.150	8	v
V <sub>DIFF(REC)</sub>	Receiver recessive state in Bus biasing inactive	out voltage range	See Figure 9-3 and Table 10-6	-3	0.4	V
V <sub>CM</sub>	Common mode range		nSLP = V <sub>IO</sub> See Figure 9-3 and Table 10-6	-12	12	v

Copyright © 2021 Texas Instruments Incorporated



## 8.7 Electrical Characteristics (continued)

Over recommended operating conditions with  $T_J = -40^{\circ}C$  to 150°C, unless otherwise noted. All typical values are taken at 25°C,  $V_{SUP} = 12$  V,  $V_{IO} = 3.3$  V and  $R_L = 60 \Omega$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>OFF(LKG)</sub>	Power-off (unpowered) bus input leakage current	V <sub>SUP</sub> = 0 V, CANH = CANL = 5 V			2.5	μA
CI	Input capacitance to ground (CANH or CANL) (1)	TXD = V <sub>IO</sub>			20	pF
CID	Differential input capacitance <sup>(1)</sup>	TXD = V <sub>IO</sub>			10	pF
R <sub>ID</sub>	Differential input resistance	TXD = V <sub>IO</sub> , nSLP = 5 V	50		100	kΩ
R <sub>IN</sub>	Input resistance (CANH or CANL)	$-12 \text{ V} \le \text{V}_{CM} \le 12 \text{ V}$	25		50	kΩ
R <sub>IN(M)</sub>	Input resistance matching: [1 – R <sub>IN(CANH)</sub> / R <sub>IN(CANL)</sub> ] × 100%	$V_{(CANH)} = V_{(CANL)} = 5 V$	-1		1	%
TXD Input	Characteristics					
VIH	High level input voltage		0.7			VIO
VIL	Low level input voltage				0.3	VIO
IIH	High level input leakage current	TXD = V <sub>IO</sub> = 5.5 V	-1	0	1	μA
IIL	Low level input leakage current	TXD = 0 V, V <sub>IO</sub> = 5.5 V	-130		-15	μA
R <sub>PU</sub>	Pull-up resistance		40	60	80	kΩ
I <sub>LKG(OFF)</sub>	Unpowered leakage current	TXD = 5.5 V, V <sub>SUP</sub> = V <sub>IO</sub> = 0 V	-1	0	1	μA
CI	Input Capacitance	$V_{IN} = 0.4 \times \sin(2 \times \pi \times 2 \times 10^6 \times t) + 2.5 V$		5		pF
RXD Outpu	ut Characteristics					
V <sub>OH</sub>	High level output voltage	$I_{0} = -2 \text{ mA}.$	0.8			VIO
V <sub>OL</sub>	Low level output voltage	$I_0 = 2 \text{ mA}.$			0.2	VIO
R <sub>PU</sub>	Pull-up resistance		40	60	80	kΩ
I <sub>LKG(OFF)</sub>	Unpowered leakage curret	RXD = 5.5 V, V <sub>SUP</sub> = V <sub>IO</sub> = 0 V	-5		5	μA
	t Characteristics	,				
V <sub>IH</sub>	High level input voltage		0.7			VIO
VIL	Low level input voltage				0.3	VIO
Цн	High level input leakage current	nSLP = V <sub>IO</sub> = 5.5 V	50		130	μΑ
	Low level input leakage current	$nSLP = 0 V, V_{IO} = 5.5 V$	-1		1	μΑ
R <sub>PD</sub>	Pull-down resistance		40	60	80	kΩ
I <sub>LKG(OFF)</sub>	Unpowered leakage current	nSLP = 5.5 V, V <sub>IO</sub> = 0 V	-1	0	1	μΑ
	t Characteristics		•			μ.,
ΔV <sub>H</sub>	High level voltage drop INH with respect to V <sub>SUP</sub>	I <sub>INH</sub> = -6 mA		0.5	1	V
I <sub>LKG(INH)</sub>	Sleep mode leakage current	INH = 0 V	-0.5		0.5	μA
	ut Characteristics					-
V <sub>IH</sub>	High-level input voltage		4			V
V <sub>IL</sub>	Low-level input voltage	Sleep mode			2	V
	Low level input leakage current	WAKE = 1 V			3	μA
V <sub>HYS</sub>	Input hysteresis		800		1200	mV
	rectional Characteristics					
V <sub>IH</sub>	High level input voltage		0.8			V <sub>CCOUT</sub>
V <sub>IL</sub>	Low level input voltage				0.2	V <sub>CCOUT</sub>
VIH	High level input voltage		0.8			V <sub>LDO3</sub>
V <sub>IL</sub>	Low level input voltage				0.2	V <sub>LDO3</sub>
V <sub>OL</sub>	Low level output voltage (TCAN11625)	I <sub>O</sub> = 2 mA.			0.2	V <sub>CCOUT</sub>
V <sub>OL</sub>	Low level output voltage (TCAN11623)	$I_{O} = 2 \text{ mA.}$			0.2	VLDO3
	High level input leakage current		-1	0	1	νLDO3 μA
чн R <sub>PU</sub>	Pull-up resistance to V <sub>LDO</sub>		160	240	320	μA kΩ
	Characteristics		100	240	020	1132
· · · · · · · ·						



## 8.7 Electrical Characteristics (continued)

Over recommended operating conditions with  $T_J = -40^{\circ}$ C to 150°C, unless otherwise noted. All typical values are taken at 25°C,  $V_{SUP} = 12$  V,  $V_{IO} = 3.3$  V and  $R_L = 60$   $\Omega$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OL</sub>	Low-level output voltage	I <sub>O</sub> = 2 mA			0.2	V <sub>IO</sub>
I <sub>LKG(OFF)</sub>	Unpowered leakage current	TS = 5.5 V, V <sub>IO</sub> = 0 V	-1	0	1	μA

(1) Test according to ISO 11898-2:2003

## 8.8 Switching Characteristics

Over recomended operating conditions with  $T_J = -40^{\circ}C$  to 150°C, unless otherwise noted. All typical values are taken at 25°C,  $V_{SUP} = 12 \text{ V}$ ,  $V_{IO} = 3.3 \text{ V}$  and  $R_L = 60 \Omega$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Switch	ning Characteristics					
t <sub>POWER_UP</sub>	CAN supply power up time	$C_{FLT} = 10 \ \mu F$ $C_{VCCOUT} = 10 \ \mu F$ $C_{LDO3} = 4.7 \ \mu F$ See Figure 9-9 See Figure 9-10		1.8	4	ms
t <sub>UV(SUP)</sub>	V <sub>SUP</sub> filter time (rising and falling)	ng)			25	μs
t <sub>UV(FLT)</sub>	Undervoltage detection delay timeCAN active to CAN autonomous: a	active or inactive	4		25	μs
t <sub>UV(LDO)</sub>	V <sub>LDO</sub> filter time (rising and falling)	Time for device to enter sleep state reset state once UV <sub>LDO</sub> is reached		30		μs
t <sub>UVIO</sub>	V <sub>IO</sub> filter time (rising and falling)		8		12	μs
Device Switch	ning Characteristics					
t <sub>UVIO(SLP)</sub>	VIO(SLP) Undervoltage detection delay time standby mode to sleep mode					ms
t <sub>UV(nRST)</sub>	Undervoltage detection delay time nRST low			10	50	μs
t <sub>WK_FILTER</sub>	Bus time to meet filtered bus requirments for wakeup request				1.8	μs
t <sub>WK_TIMEOUT</sub>	Bus wakeup timeout value	See Figure 10-7	0.8		2	ms
t <sub>SILENCE</sub>	Time out for bus inactivity			0.9	1.2	s
t <sub>INACTIVE</sub>	Hardware timer for failsafe and power up inactivity <sup>(1)</sup>		3	4	5	min
t <sub>BIAS</sub>	Time from the start of a dominant-recessive-dominant sequence until Vsym $\ge$ 0.1	Each phase: 6 µs See Figure 9-12			250	μs
t <sub>CAN(ACTIVE)</sub>	Time from swtiching to CAN active mode to TS pin transitioning high	$\label{eq:VFLT} \begin{array}{l} V_{FLT} > UV_{FLT(R)} \\ V_{CCOUT} > UV_{VCCOUT(R)} \\ V_{IO} > UV_{IO(R)} \\ nSLP = V_{IO} \end{array}$			25	us
t <sub>PROP(LOOP1)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD) Recessive to dominant	e to dominant $R_L = 60 \Omega, C_L = 100 \text{ pF}, C_{L(RXD)} =$		100	160	ns
t <sub>PROP(LOOP2)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD) Dominant to recessive	to receiver output (RXD) 15 pF See Figure 9-6		120	175	ns
t <sub>nSLP(fltr)</sub>	nSLP pin filter time	Sleep pin filter time	2.5		7.5	μs
t <sub>SLP</sub>	Mode change time	Low time required on nSLP to enter sleep mode	20		35	μs
t <sub>mode_slp_reset</sub>	WUP or LWU event to INH asserted high, see				50	μs
Driver Switchi	ing Characteristics					
t <sub>pHR</sub>	Propagation delay time, high TXD to driver recessive		20	35	70	ns
t <sub>pLD</sub>	Propagation delay time, low TXD to driver dominant	R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF, R <sub>CM</sub> =	15	40	70	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>pHR</sub> - t <sub>pLD</sub>  ) open			10	20	ns
t <sub>R</sub>	Differential output signal rise time	ne See Figure 9-2		40		ns
t <sub>F</sub>	Differential output signal fall time			45		ns
t <sub>TXD_DTO</sub>	Dominant timeout	$R_L = 60 \Omega$ , $C_L = open$ See Figure 9-7, TXD = 0 V	1.2		3.8	ms
Receiver Swit	ching Characteristics					



# 8.8 Switching Characteristics (continued)

Over recomended operating conditions with T<sub>J</sub> = -40°C to 150°C, unless otherwise noted. All typical values are taken at 25°C, V<sub>SUP</sub> = 12 V, V<sub>IO</sub> = 3.3 V and R<sub>L</sub> = 60  $\Omega$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP N	MAX	UNIT
t <sub>pRH</sub>	Propagation delay time, bus recessive input to h	igh RXD		25	80	140	ns
t <sub>pDL</sub>	Propagation delay time, bus dominant input to R	XD low output	C <sub>L(RXD)</sub> = 15 pF	20	50	110	ns
t <sub>R</sub>	Output signal rise time (RXD)		See Figure 9-3		8		ns
t <sub>F</sub>	Output signal fall time (RXD)			5		ns	
WAKE Chara	cteristics						
t <sub>WAKE</sub>	Time required for INH pin to go high after an loca	al wake event occ	curs on the WAKE pin	40			μs
nRST Charac	teristics						
t <sub>nRST</sub>	Minimum low time for reset		Input pulse width	15			μs
t <sub>nRST(cold)</sub>	Output pulse width		Cold crank	20		27	ms
t <sub>nRST(warm)</sub>	Output pulse width		Warm crank	1		1.5	ms
CAN FD Timi	ng Characteristics		ŀ				
	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 500 \text{ ns}$	V <sub>IO</sub> > 1.8V	R <sub>1</sub> = 60 Ω, C <sub>1</sub> = 100 pF	435		530	ns
t <sub>BIT(BUS)</sub>	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 200 ns		$C_{L(RXD)} = 15 \text{ pF}$ $\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(BUS)}$	155		210	ns
	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 125$ ns		See Figure 9-6	80		140	ns
	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 500 \text{ ns}$		R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF	435		530	ns
t <sub>BIT(BUS)</sub>	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 200 ns	V <sub>IO</sub> ≤ 1.8V	$C_{L(RXD)} = 15 \text{ pF}$ $\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(BUS)}$	155		215	ns
	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 125 ns		See Figure 9-6	80		140	ns
	Bit time on RXD output pins with $t_{BIT(TXD)} = 500$ r	าร	R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF	400		550	ns
t <sub>BIT(RXD)</sub>	Bit time on RXD output pins with $t_{BIT(TXD)}$ = 200 r	าร	$C_{L(RXD)} = 15 \text{ pF}$ $\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(BUS)}$	120		220	ns
	Bit time on RXD output pins with $t_{BIT(TXD)} = 125$ ns		See Figure 9-6	80		135	ns
	Receiver timing symmetry with t <sub>BIT(TXD)</sub> = 500 ns		R <sub>L</sub> = 60 Ω, C <sub>L</sub> = 100 pF	-65		40	ns
∆t <sub>REC</sub>	Receiver timing symmetry with t <sub>BIT(TXD)</sub> = 200 ns		$C_{L(RXD)} = 15 \text{ pF}$ $\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(BUS)}$	-45		15	ns
	Receiver timing symetry with t <sub>BIT(TXD)</sub> = 125 ns		See Figure 9-6	-40		10	ns

(1) Timer is reset when the CAN bus changes states.



## **8.9 Typical Characteristics**





## **9** Parameter Measurement Information









Figure 9-6. Transmitter and Receiver Timing Behavior Test Circuit and Measurement



Figure 9-7. TXD Dominant Timeout Test Circuit and Measurement





Figure 9-8. Driver Short-Circuit Current Test and Measurement



Figure 9-9. TCAN11623 t<sub>POWER\_UP</sub> Timing Measurement





Figure 9-10. TCAN11625 t<sub>POWER\_UP</sub> Timing Measurement



Figure 9-11.  $t_{\text{WAKE}}$  While Monitoring INH Output

## Figure 9-12. Test Signal Definition for Bias Reaction Time Measurement



# 10 Detailed Description

## 10.1 Overview

The TCAN1162x-Q1 are high speed controller area network (CAN) system basis chips (SBC) that meet the physical layer requirements of the ISO 11898-2:2016 high speed CAN specification. The TCAN1162x-Q1 supports both classical CAN and CAN FD networks up to 8 megabits per second (Mbps).

Both the TCAN11623-Q1 and TCAN11625-Q1 support a wide input supply range and integrates some form of an LDO output. The TCAN11625-Q1 has a 5-V LDO output ( $V_{CCOUT}$ ) which supplies the CAN transceiver voltage internally as well as additional current externally. The TCAN11623-Q1 has a 3.3-V LDO output ( $V_{LDO3}$ ), supplied from the 5-V LDO, supporting external loads.

The TCAN1162x-Q1 allows for system-level reductions in battery current consumption by selectively enabling the various power supplies that may be present on a system via the INH output pin. This allows an ultra-low-current sleep state where power is gated to all system components except for the TCAN1162x-Q1, while monitoring the CAN bus. When a wake-up event is detected, the TCAN1162x-Q1 initiates system start-up by driving INH high.

#### VIO V<sub>SUP</sub> V<sub>CCOUT</sub> 5 10 3 $V_{LDO} 5V$ DOMINANT TXD TIME OUT 13 CANH INH Driver WAKE WAKE 12 CANL nSLP CONTROL and MODE OVER LOGIC TEMP ΤS UNDER VOLTAGE nRST High Speed Receiver RXD ogic Output MUX Low Power Receive WUP Detect 2 GND

## **10.2 Functional Block Diagram**







Figure 10-2. TCAN11623-Q1



## **10.3 Feature Description**

## 10.3.1 V<sub>SUP</sub> Pin

This pin is connected to the battery supply. It provides the supply to the internal regulators that support the digital core, the CAN transceiver, the output regulator, and the low power CAN receiver.

## 10.3.2 V<sub>CCOUT</sub> Pin

An internal LDO provides power for the integrated CAN transceiver and the  $V_{CCOUT}$  output pin. The amount of current that can be delivered externally is dependent upon the CAN transceiver requirements during normal operation as well as the ambient operating temperature. When a CAN bus fault takes place that requires additional current from the LDO, the total available current to external load components may be degraded. During sleep mode the LDO is disabled and no current can be delivered. Once the device leaves sleep mode and enters other active modes the LDO is enabled for normal operation. This pin requires a 10  $\mu$ F external capacitor as close to the pin as possible.

## 10.3.3 V<sub>FLT</sub> Pin

An internal LDO provides power for the integrated CAN transceiver. While in sleep mode the LDO is disabled. Once the device leaves sleep mode and enters other active modes the LDO is enabled for normal operation. This pin requires a 10 µF external capacitor as close to the pin as possible.

## 10.3.4 V<sub>LDO3</sub> Pin

An internal LDO provides a 3.3 V output for supplying power to external devices. During sleep mode the LDO is disabled and no current can be delivered. Once the device leaves sleep mode and enters other active modes the LDO is enabled for normal operation. This pin requires a 4.7  $\mu$ F external capacitor as close to the pin as possible.

## 10.3.5 Digital Inputs and Outputs

The TCAN1162x-Q1 has a V<sub>IO</sub> supply that is used to set the digital input thresholds. The input thresholds are ratio metric to the V<sub>IO</sub> supply using CMOS input levels, making them scalable for CAN controllers with digital IOs from 1.7 V to 5.5 V. The TXD input is biased to the V<sub>IO</sub> level to force a recessive input in case the pin floats. The high level output voltage for the RXD and TS output pins is driven to the V<sub>IO</sub> level as logic-high outputs.

## 10.3.5.1 TXD Pin

TXD is a digital signal, referenced to V<sub>IO</sub>, from a CAN controller to the TCAN1162x-Q1.

## 10.3.5.2 RXD Pin

RXD is a digital signal, referenced to  $V_{IO}$ , from the TCAN1162x-Q1 to a CAN controller. This pin is only driven once  $V_{IO}$  is present.

## 10.3.5.3 TS Pin

The transceiver status, TS, output pin is used to indicate to the status of the CAN transceiver to the controller. When the TCAN1162x-Q1 is in normal mode with no TXD DTO fault the TS pin is driven high. The TS pin is driven low signaling to the controller that the TCAN1162x-Q1 is not ready for normal operation.

The TS output will be driven low if the following conditions exist:

- TXD driven dominant for t ≥ t<sub>TXD\_DTO</sub>
- T<sub>J</sub>≥T<sub>SDR</sub>

The TS output is tri-stated if the following conditions exist:

•  $V_{IO} < UV_{VIOF}$ 

The TCAN11625 TS output will be driven low if the following conditions exist:

- $V_{LDO5} < UV_{LDO5F}$
- $V_{LDO5} > OV_{LDO5R}$

The TCAN11623 TS output will be driven low if the following conditions exist:



- V<sub>FLT</sub> < UV<sub>VFLTF</sub>
- V<sub>LDO3</sub> < UV<sub>LDO3F</sub>
- $V_{LDO3} > OV_{LDO3R}$
- V<sub>FLT</sub> > OV<sub>VFLTR</sub>

## 10.3.6 Digital Control and Timing

This device is a 14 pin CAN FD transceiver/SBC. Timings are all mixed signal and are covered at the device electrical specification level including the small amounts of control logic for this device. All device mode control is done via one digital input, nSTB or nSLP and through the use of timers and fault conditions internal to the device.

## 10.3.7 V<sub>IO</sub> Pin

The  $V_{IO}$  pin provides the digital IO voltage to match the controller's IO voltage thus avoiding the requirements for an ecternal level shifter. The integrated level shifter supports voltages from 1.7 V to 5.5 V providing the widest range of controller support.

## 10.3.8 GND

GND is the ground pin and it must be connected to the PCB ground.

## 10.3.9 INH Pin

The TCAN1162x-Q1 inhibit (INH) output pin can be used to control the enable of system power management devices allowing for a significant reduction in battery quiescent current consumption while the application is in sleep mode. The INH pin has two states: driven high and high impedance. When the INH pin is driven high the terminal shows  $V_{SUP}$  minus a diode voltage drop. In the high impedance state the output will be left floating. The INH pin is high in the normal and standby modes and is low when in sleep mode. A 100 k $\Omega$  load can be added to the INH output to ensure a fast transition time from the driven high state to the low state and to also force the pin low when left floating.

This terminal should be considered a high-voltage logic terminal, not a power output thus should be used to drive the EN terminal of the system's power management device and not used as a switch for the power management supply itself. This terminal is not reverse battery protected and thus should not be connected outside the system module.

## 10.3.10 WAKE Pin

The WAKE pin is a high-voltage reverse-blocked input used for the local wake-up (LWU) function. This function is explained further in Local Wake-Up (LWU) via WAKE Input Terminal section. The pin is defaulted to bidirectional edge trigger, meaning a local wake-up (LWU) is recognize on either a rising or falling edge of WAKE pin transition.

## 10.3.11 nRST Pin

The nRST is an bidirectional open drain low side driver with an integrated pull-up resistor to VCCOUT (TCAN11625-Q1) or  $V_{LDO3}$  (TCAN11623-Q1). It can be pulled low by the device when placed in fail-safe mode.

During initial power-up of the device, a sleep mode to reset transition, a fail-safe mode to reset transition, or an undervoltage event will be recognized as a cold crank reset condition. The nRST pin will be held low for  $t_{nRST(cold)}$  allowing the MCU and peripheral devices to power-up correctly before data transmission begins.

To enter reset mode from normal mode, or standby mode the nRST must be pulled low for a minimum of time of  $t_{nRST}$ . The TCAN1162x-Q1 recognizes this as a warm crank reset condition and holds the nRST pin low for  $t_{nRST(warm)}$ .





## Figure 10-3. nRST Circuit

## 10.3.12 CAN Bus Pins

These are the CAN high and CAN low, CANH and CANL, differential bus pins. These pins are connected to the CAN transceiver and the low-voltage wake receiver.

#### 10.3.13 Local Faults

## 10.3.13.1 TXD Dominant Timeout (TXD DTO)

While the CAN driver is in active mode a TXD DTO circuit prevents the local node from blocking network communication in event of a hardware or software failure where TXD is held dominant longer than the time out period  $t_{TXD_DTO}$ . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the time out constant of the circuit,  $t_{TXD_DTO}$ , expires the CAN driver is disabled releasing the bus lines to the recessive level. This keeps the bus free for communication between other nodes on the network. The CAN driver is re-activated on the next dominant to recessive transition on the TXD terminal, thus clearing the dominant time out. The high-speed receiver and RXD terminal will reflect what is on the CAN bus during a TXD DTO fault. The TS terminal in driven low during a TXD DTO fault.



## Figure 10-4. Timing Diagram for TXD DTO



The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate may be calculated using the minimum  $t_{TXD_DTO}$  time and the maximum number of successive dominant bits (11 bits).

Minimum Data Rate = 11 bits / 
$$t_{TXD DTO}$$
 = 11 bits / 1.2 ms = 9.2 kbps (1)

## 10.3.13.2 Thermal Shutdown (TSD)

If the junction temperature of the TCAN1162x-Q1 exceeds the thermal shutdown threshold,  $T_J > T_{SDR}$ , the device transitions into fail-safe mode and disables the transceiver's transmitter and receiver blocking transmission to and from the CAN bus. The TSD fault condition is cleared when the device junction temperature falls below the thermal shutdown temperature threshold,  $T_J < T_{SDF}$ . If the fault condition that caused the TSD fault is still present, the temperature may rise again and the device will enter thermal shutdown again. Prolonged operation with a TSD fault conditions may affect device reliability.

#### 10.3.13.3 Under/Over Voltage Lockout

The supply terminals implement undervoltage and over voltage detection circuitry. If an undervoltage is detected the TCAN1162x-Q1 transitions into either reset or sleep mode depending on the undervoltage fault. An undervoltage fault on  $V_{IO}$  causes the SBC to transition into sleep mode while an undervoltage fault on the integrated regulator causes the SBC to transition to reset mode. The SBC will remain in reset mode until the fault condition on the regulator is cleared.

If the over voltage fault is detected the TCAN1162x-Q1 transitions into fail-safe mode. These mode changes place the device in a known state which protect the system from unintended behavior. See Table 10-1

Fault	TCAN11625	TCAN11623				
UV <sub>IO</sub>	Sleep mode	Sleep mode				
UV <sub>CCOUT</sub>	Reset mode	—				
UV <sub>FLT</sub>		Reset mode				
UV <sub>LDO3</sub>	_	Reset mode				
OV <sub>CCOUT</sub>	Fail-safe mode	—				
OV <sub>FLT</sub>	—	Fail-safe mode				
OV <sub>LDO3</sub>	—	Fail-safe mode				

#### 10.3.13.4 Unpowered Devices

The device is designed to be an ideal passive or no load to the CAN bus if it is unpowered. The CANH and CANL pins have low leakage currents when the device is un-powered so they present no load to the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains in operation.

The logic terminals also have low leakage currents when the device is un-powered so they do not load down other circuits which may remain powered.

## 10.3.13.5 Floating Terminals

The TCAN1162x-Q1 has internal pull-ups and pull-downs on critical pins to ensure a known operating behavior if the pins are left floating.

The TXD pin is pulled up to  $V_{IO}$  which forces a recessive level if the pin floats. This internal bias should not be relied upon by design but rather a fall-safe option. Special care needs to be taken when the devive is used with a CAN controller that has open drain outputs. The device implements a weak internal pull-up resistor on the TXD pin. The CAN bit timing for CAN FD data rates will require special consideration and the pull-up strength should be considered carfully when using open drain outputs. An adequate external pull-up resistor must be used to ensure that the TXD output of the CAN controller maintains adequate bit timing input to the CAN device.

The nSLP pin is weakly pulled down which forces the device into the low-power sleep mode if the terminal is left floating. See Table 10-2.

TERMINAL	PULL-UP or PULL-DOWN	COMMENT				
TXD	Pull-up	Weakly biases TXD toward recessive to prevent bus blockage or TXD DTO triggering				
nSLP	Pull-down	Weakly biases the nSLP terminal towards low power sleep mode to prevent excessive system power				

## Table 10-2. Terminal Fail-Safe Biasing

## 10.3.13.6 CAN Bus Short Circuit Current Limiting

The TCAN1162x-Q1 has several protection features that limit the short circuit current during dominant and recessive when a CAN bus line is shorted. The device has TXD dominant state timeout which prevents permanently having a higher short circuit current during a dominant state fault.

During CAN communication the bus switches between the dominant and recessive states, thus the short circuit current may be viewed either as the current during each bus state or as a DC average current. The average short circuit current should be used when considering system power for the termination resistors and common mode choke. The percentage dominant is limited by the TXD dominant state timeout and CAN protocol which has forced state changes and recessive bits such as bit stuffing, control fields, and interframe space. These ensure that there is a minimum recessive time on the bus even if the data field contains a high percentage of dominant bits.

The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated using Equation 2.

$$I_{OS(AVG)} = \% Transmit \times [(\% REC_Bits \times I_{OS(SS)_REC}) + (\% DOM_Bits \times I_{OS(SS)_DOM})] + [\% Receive \times I_{OS(SS)_REC}]$$
(2)

Where:

- I<sub>OS(AVG)</sub> is the average short circuit current
- %Transmit is the percentage the node is transmitting CAN messages
- %Receive is the percentage the node is receiving CAN messages
- %REC\_Bits is the percentage of recessive bits in the transmitted CAN messages
- %DOM\_Bits is the percentage of dominant bits in the transmitted CAN messages
- I<sub>OS(SS)\_REC</sub> is the recessive steady state short circuit current
- I<sub>OS(SS)</sub> DOM is the dominant steady state short circuit current

The short circuit current and possible fault cases of the network should be taken into consideration when sizing the power ratings of the termination resistance and other network components.

## 10.3.13.7 Sleep Wake Error Timer

The sleep wake error (SWE) timer,  $t_{INACTIVE}$ , is a timer used to determine if specific external and internal functions are working. The SWE timer starts when the device enters standby mode and only runs in standby mode. A mode transistion stops the timer. If the timer times out while the device is in standby mode the RXD pin will be pulled low to indicate an interrupt. The TCAN1162x-Q1 will transition to sleep mode.



## **10.4 Device Functional Modes**

The TCAN1162x-Q1 has six modes: normal, standby, sleep, reset, fail-safe, and off mode. Operating mode selection is made via the nSLP input terminal in conjunction with supply conditions, temperature conditions, and wake events.



## Figure 10-5. TCAN11623 State Machine

BLOCK	NORMAL	STANDBY	RESET	SLEEP	FAIL-SAFE		
V <sub>FLT</sub>	On	On	On	Off	Off		
V <sub>LDO3</sub>	On	On	On	Off	Off		
INH	Active	Active	Active	Off	Off		
Low Power CAN RX	Off	Active	Active	Active	Active <sup>(1)</sup>		
nRST	V <sub>LDO3</sub>	V <sub>LDO3</sub>	Low	Off	V <sub>LDO3</sub>		

(1) In fail-safe mode wake-up events are ignored until all pending faults are cleared

#### TCAN11623-Q1, TCAN11625-Q1 SLLSF83A – MAY 2021 – REVISED NOVEMBER 2021





Figure 10-6. TCAN11625 State Machine

BLOCK	NORMAL	STANDBY	RESET	SLEEP	FAIL-SAFE		
V <sub>CCOUT</sub>	On	On	On	Off	Off		
INH	Active	Active	Active	Off	Off		
Low Power CAN RX	Off	Active	Active	Active	Active <sup>(1)</sup>		
nRST	V <sub>CCOUT</sub>	V <sub>CCOUT</sub>	Low	Off	V <sub>CCOUT</sub>		

Table 10-4. TCAN11625 Mode Overview

(1) In fail-safe mode wake-up events are ignored until all pending faults are cleared.

## 10.4.1 Operating Mode Description

## 10.4.1.1 Normal Mode

This is the normal operating mode of the device. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on TXD to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on RXD. The t<sub>INACTIVE</sub> timer in not active in normal mode.

## 10.4.1.2 Standby Mode

Standby mode is a low power mode of the TCAN1162x-Q1 where the CAN transceiver is placed in the CAN autonomous inactive state by asserting the nSLP pin low. In this mode the TS pin is driven low, the CAN transmitter and receiver are switched off, the bus pins are biased to ground, and the transceiver cannot send or receive data. While in standby mode the low power receiver actively monitors the CAN bus for a valid wake-up pattern. If a valid wake-up pattern is received the CAN bus pins transition to the CAN autonomous active state where CANH and CANL are internally biased to 2.5 V from the  $V_{SUP}$  power rail. The reception of a valid wake-up pattern generates a wake-up request by the CAN transceiver by latching the RXD output pin low. The WAKE pin circuitry is active in standby mode and monitors the WAKE pin for either a high-to-low or low-to-high transition. The INH pin is active in order to supply an enable to the system power supply.

The RXD output pin is asserted low while in standby mode if the a wake event or a fault is detected. Note that a POR counts as a wake event and will also cause RXD to latch low.

In standby mode a fail-safe timer,  $t_{\text{INACTIVE}}$ , is enabled. The  $t_{\text{INACTIVE}}$  timer add an additional layer of protection by requiring the system controller to configure the TCAN1162x-Q1 to normal mode before it expires. This feature forces the TCAN1162x-Q1 to transition to its lowest power mode, sleep mode, if the processor does not come up properly.



The TCAN11625 internal regulator, V<sub>CCOUT</sub>, is active in standby mode.

The TCAN11623 internal regulators,  $V_{FLT}$  and  $V_{LDO3}$ , are active in standby mode.

Standby mode is not the lowest power mode of the device since the INH terminal and internal regulators are active. This allows the rest of the system to operate normally.

#### 10.4.1.3 Sleep Mode

Sleep mode is the lowest power mode of the TCAN1162x-Q1 where the CAN transceiver is placed in the CAN autonomous inactive state by asserting the nSLP pin low for t >  $t_{SLP}$ . In sleep mode, the CAN transmitter and receiver are switched off, the bus pins are biased to ground after  $t_{SILENCE}$  expires, and the transceiver cannot send or receive data. The INH pin is switched off in sleep mode causing any system power elements controlled by INH to be switched off thus reducing system power consumption. While in sleep mode, the low power receiver actively monitors the CAN bus for a valid wake-up pattern and the I<sub>SUP</sub> current is reduced to its minimum level.

Sleep mode is entered if:

- The nSLP pin is asserted low for t > t<sub>SLP</sub>, there are no pending wake-up events, and V<sub>IO</sub> > UV<sub>VIOR</sub>
- $V_{IO} < UV_{VIOR}$  for t >  $t_{UV(SLP)}$
- SWE timer expires (see Sleep Wake Error Timer)

Sleep mode is exited if:

- If a valid wake-up pattern (WUP) is received via the CAN bus pins
- A local WAKE (LWU) event
- A reset event occurs (goes to reset mode)

#### 10.4.1.3.1 Remote Wake Request via Wake-Up Pattern (WUP)

The TCAN1162x-Q1 implements a low-power wake receiver in the standby and sleep mode that uses the multiple filtered dominant wake-up pattern (WUP) defined in the ISO11898-2:2016 standard.

The wake-up pattern (WUP) consists of a filtered dominant bus, then a filtered recessive bus time followed by a second filtered bus time. The first filtered dominant initiates the WUP and the bus monitor is now waiting on a filtered recessive, other bus traffic do not reset the bus monitor. Once a filtered recessive is received, the bus monitor is now waiting on a filtered dominant. The other bus traffic do not reset the bus monitor. Immediately upon receiving of the second filtered dominant, the bus monitor recognizes the WUP and drives the RXD terminal low, if a valid V<sub>IO</sub> is present signaling to the controller the wake-up request. If a valid V<sub>IO</sub> is not present when the wake-up pattern is received the device drives the RXD output pin low once V<sub>IO</sub> > UV<sub>IOR</sub>.

The WUP consists of:

- A filtered dominant bus of at least t<sub>WK FILTER</sub> followed by
- A filtered recessive bus time of at least  $t_{WK \ FILTER}$  followed by
- A second filtered dominant bus time of at least  $t_{WK\_FILTER}$

For a dominant or recessive to be considered "filtered", the bus must be in that state for more than  $t_{WK\_FILTER}$  time. Due to variability in the  $t_{WK\_FILTER}$  the following scenarios are applicable. Bus state times less than  $t_{WK\_FILTER(MIN)}$  are never detected as part of a WUP, and thus no wake request is generated. Bus state times between  $t_{WK\_FILTER(MIN)}$  and  $t_{WK\_FILTER(MAX)}$  may be detected as part of a WUP, and a wake request may be generated. Bus state times more than  $t_{WK\_FILTER(MAX)}$  are always detected as part of a WUP, and thus a wake request is generated. See Figure 10-7 for the timing diagram of the WUP.

The pattern and t<sub>WK\_FILTER</sub> time used for the WUP and wake request prevents noise and bus stuck dominant faults from causing false wake requests while allowing any CAN or CAN FD message to initiate a wake request.

ISO11898-2:2016 has two sets of times for a short and long wake-up filter times. The  $t_{WK\_FILTER}$  timing for the TCAN1162x-Q1 has been picked to be within the min and max values of both filter ranges. This timing has been chosen such that a single bit time at 500 kbps, or two back to back bit times at 1 Mbps triggers the filter in either bus state.

Copyright © 2021 Texas Instruments Incorporated



For an additional layer of robustness and to prevent false wake-ups, the device implements the  $t_{WK\_TIMEOUT}$  timer. For a remote wake-up event to successfully occur, the entire wake-up pattern must be received within the timeout value. If a the full wake-up pattern is notreceived before the  $t_{WK\_TIMEOUT}$  expires, then the internal logic is reset and the device remains in sleep mode without waking up. The full pattern must then be transmitted again within the  $t_{WK\_TIMEOUT}$  window. See Figure 10-7.



\*The RXD pin is only driven once  $V_{IO}$  is present.

## Figure 10-7. Wake-Up Pattern (WUP) From Sleep Mode To Standby Mode

#### 10.4.1.3.2 Local Wake-Up (LWU) via WAKE Input Terminal

The WAKE terminal is a bi-directional high-voltage reverse battery protected input which can be used for local wake-up (LWU) requests via a voltage transition. A LWU event is triggered on either a low-to-high or high-to-low transition since it has bi-directional input thresholds. The WAKE pin could be used with a switch to  $V_{SUP}$  or to ground. If the terminal is unused, it should be pulled to  $V_{SUP}$  or ground to avoid unwanted parasitic wake-up events.



Figure 10-8. WAKE Circuit Example

Figure 10-8 shows two possible configurations for the WAKE pin, a low-side and high-side switch configuration. The objective of the series resistor,  $R_{SERIES}$ , is to protect the WAKE input of the device from over current conditions that may occur in the event of a ground shift or ground loss. The minimum value of  $R_{SERIES}$  can be



calculated using the maximum supply voltage,  $V_{SUPMAX}$ , and the maximum allowable current of the WAKE pin,  $I_{IO(WAKE)}$ .  $R_{SERIES}$  is calculated using:

$$R_{SERIES} = V_{SUPMAX} / I_{IO(WAKE)}$$

(3)

If the battery voltage never exceeds 42  $V_{DC}$ , then the  $R_{SERIES}$  value is approximately 10 k $\Omega$ .

The R<sub>BIAS</sub> resistor is used to set the static voltage level of the WAKE input when the switch is not in use. When the switch is in use in a high-side switch configuration, the R<sub>BIAS</sub> resistor in combination with the R<sub>SERIES</sub> resistor sets the WAKE pin voltage above the V<sub>IH</sub> threshold. The maximum value of R<sub>BIAS</sub> can be calculated using the maximum supply voltage, V<sub>SUPMAX</sub>, the maximum WAKE threshold voltage V<sub>IH</sub>, the maximum WAKE input current I<sub>IH</sub> and the series resistor value R<sub>SERIES</sub>. R<sub>BIAS</sub> is calculated using:

$$R_{BIAS} < ((V_{SUPMAX} - V_{IH}) / I_{IH}) - R_{SERIES}$$

(4)

If the battery voltage never exceed 42 V<sub>DC</sub>, then the  $R_{BIAS}$  resistor value must be less than 650-k $\Omega$ .

The LWU circuitry is active in sleep modeand fail-safe mode.. If a valid LWU event occurs while the TCAN1162x-Q1 is in sleep mode the device transitions to reset mode. If a valid LWU event occurs while the TCAN1162x-Q1 is in fail-safe mode the device transitions to reset mode given the other exit criteria from fail-safe mode have been met. See the CAN Transceiver Modes section.

The WAKE circuitry is switched off normal mode.



The RXD pin is only driven once V<sub>IO</sub> is present.

## Figure 10-9. LWU Request Rising Edge





The RXD pin is only driven once V<sub>IO</sub> is present.

## Figure 10-10. LWU Request Falling Edge

## 10.4.1.4 Reset Mode

Reset mode is a low power mode of the TCAN1162x-Q1 where the nRST pin is asserted low allowing the controller to power up correctly. In this state the CAN transmitter and receiver are off, the bus pins are biased to ground, and the transceiver cannot send or receive data.

While in reset mode the low power receiver actively monitors the CAN bus for a valid wake-up pattern. If a valid wake-up pattern is received the CAN bus pins transition to the CAN autonomous active state where CANH and CANL are internally biased to 2.5 V from the  $V_{SUP}$  power rail. The reception of a valid wake-up pattern generates a wake-up request by the CAN transceiver that is output to the RXD pin.

The TCAN1162x-Q1 will enter reset mode due to following conditions:

- Power-on
- nRST pulled low externally

The TCAN11625 will enter reset mode due to following conditions:

V<sub>CCOUT</sub> < UV<sub>VCCOUT</sub>

The TCAN11623 will enter reset mode due to following conditions:

V<sub>FLT</sub> < UV<sub>VFLT</sub>

The TCAN1162x-Q1 will enter reset mode upon clearing any of the following fault conditions and leaving fail-safe mode:

- T<sub>J</sub> < T<sub>SDF</sub>
- Over voltage event



#### 10.4.1.5 Fail-safe Mode

Fail-safe mode is a low power mode in which the TCAN1162x-Q1 is in a protected state. While in fail-safe mode the internal regulator (V<sub>FLT</sub> V<sub>CCOUT</sub>) is off, the INH pin is off, the reset pin is low, and the CAN transmitter and receiver are off.

Fail-safe mode is entered if:

- T<sub>J</sub> > T<sub>SDR</sub>
- V<sub>VCCOUT</sub> > OV<sub>CCOUTR</sub> TCAN11625 •
- V<sub>VFLT</sub> > OV<sub>FLTR</sub> TCAN11623
   V<sub>LDO3</sub> > OV<sub>LDO3R</sub> TCAN11623

Fail-safe mode is exited if all of the following criteria are met:

- $T_J < T_{SDF}$ ٠
- $V_{VCCOUT} < OV_{CCOUTF} TCAN11625$
- $V_{VFLT} < OV_{FLTF}$
- $V_{LDO3} > OV_{LDO3F} TCAN11623$ •
- A valid wake-up event exists •

If the fault condition is not cleared within t<sub>INACTIVE</sub> then the device will transition into it's lowest power mode, sleep mode.



#### 10.4.2 CAN Transceiver

#### 10.4.2.1 CAN Transceiver Operation

The TCAN1162x-Q1 CAN transverse has three modes of operation; CAN active, CAN autonomous active, and CAN autonomous inactive.

#### 10.4.2.2 CAN Transceiver Modes

The TCAN1162x-Q1 supports the ISO 11898-2:2016 CAN physical layer standard autonomous bus biasing scheme. Autonomous bus biasing enables the transceiver to switch between CAN active, CAN autonomous active, and CAN autonomous inactive which helps to reduce RF emissions.



<sup>1</sup>Wake-up inactive in normal mode





<sup>1</sup> Wake-up inactive in normal mode

## Figure 10-12. TCAN11625 CAN Transceiver State Machine



#### 10.4.2.2.1 CAN Off Mode

In CAN off mode the CAN transceiver is switched off and the CAN bus lines are truly floating. In this mode the device presents no load to the CAN bus while preventing reverse currents from flowing into the device if the battery or ground connection is lost.

The CAN off state is entered if:

- T<sub>J</sub> > T<sub>SDR</sub>
- V<sub>SUP</sub> < UV<sub>SUPF</sub>

The CAN transceiver switches between the CAN off state and CAN autonomous inactive mode if:

- V<sub>SUP</sub> > UV<sub>SUPR</sub>
- T<sub>J</sub> < T<sub>SDF</sub>

#### 10.4.2.2.2 CAN Autonomous: Inactive and Active

When the CAN transceiver is in standby mode or sleep mode the CAN bias circuit is switched off and the transceiver moves to the autonomous inactive state. In the autonomous inactive state the CAN pins are biased to GND. When a valid wake-up event occurs the CAN bus is biased to 2.5 V. If the controller does not transition the TCAN1162x-Q1 into normal mode before the  $t_{SILENCE}$  timer expires, then the CAN biasing circuit is again switched off and the CAN pins are biased to ground.

The CAN transceiver switches to the CAN autonomous mode if any of the following conditions are met:

- The TCAN1162x-Q1 transitions from CAN off mode to CAN autonomous inactive
- The TCAN1162x-Q1 transitions from normal mode to standby mode or fail-safe mode or sleep mode and t <
   <sup>t</sup><sub>SILENCE</sub>
- t > t<sub>SILENCE</sub> and the TCAN1162x-Q1 transitions from normal mode to standby mode or fail-safe mode or sleep mode
- The TCAN1162x-Q1 transitions to reset mode

The CAN transceiver switches between the CAN autonomous inactive mode and CAN autonomous active mode if:

- A valid wake-up event
- The TCAN1162x-Q1 transitions to normal mode and no undervoltage faults exist.

The CAN transceiver switches between the CAN autonomous active mode and CAN autonomous inactive mode if:

• t > t<sub>SILENCE</sub> and the TCAN1162x-Q1 transitions to standby mode, sleep mode, or fail-safe mode.

#### 10.4.2.2.3 CAN Active

When the TCAN1162x-Q1 is in normal mode the CAN transceiver is in active mode. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The CAN bias voltage in CAN active mode is derived from:

- V<sub>CCOUT</sub> TCAN11625
- V<sub>FLT</sub> TCAN11623

The CAN transceiver switches between the CAN autonomous inactive or active mode and CAN active mode if:

• The TCAN1162x-Q1 transitions to normal mode and no undervoltage faults exist.

The CAN transceiver blocks its transmitter and receiver after entering CAN active mode if the TXD pin is asserted low before leaving standby mode. This prevents disruptions to CAN bus in the event that the TXD pin has a TXD DTO fault.



#### 10.4.2.3 Driver and Receiver Function Tables

Table 10-5. Driver Function Table						
DEVICE MODE	TXD INPUTS <sup>(1)</sup>	BUS OUTPUTS		DRIVEN BUS STATE <sup>(2)</sup>		
		CANH	CANL	DRIVEN BUS STATE		
Normal	Low	High	Low	Dominant		
	High or Open	High impedance	High impedance	Biased to V <sub>CCOUT</sub> /2 (TCAN11625) V <sub>FLT</sub> /2 (TCAN11623)		
Standby	x	High impedance	High impedance	Biased to GND		
Sleep	x	High impedance	High impedance	Biased to GND		

(1) x = irrelevant

(2) For bus states and typical bus voltages see Figure 10-13

Table 10-6. Receiver Function Table						
DEVICE MODE	CAN DIFFERENTIAL INPUTS V <sub>ID</sub> = V <sub>CANH</sub> – V <sub>CANL</sub>	BUS STATE	RXD TERMINAL			
Normal	V <sub>ID</sub> ≥ 0.9 V	Dominant	Low			
	0.5 V < V <sub>ID</sub> < 0.9 V	Indeterminate	Indeterminate			
	V <sub>ID</sub> ≤ 0.5 V	Recessive	High			
	Open (V <sub>ID</sub> ≈ 0 V)	Open	High			
Standby	V <sub>ID</sub> ≥ 1.15 V	Dominant	High Low if wake-up event persists			
	0.5 V < V <sub>ID</sub> < 1.15 V	Indeterminate				
	$V_{ID} \le 0.4 V$	Recessive				
	Open (V <sub>ID</sub> ≈ 0 V)	Open				
Sleep	V <sub>ID</sub> ≥ 1.15 V	Dominant	High Low if wake-up event persists and V <sub>IO</sub> is present. Tri-state if V <sub>IO</sub> or V <sub>SUP</sub> are not present			
	0.4 V < V <sub>ID</sub> < 1.15 V	Indeterminate				
	$V_{ID} \le 0.4 V$	Recessive				
	Open (V <sub>ID</sub> ≈ 0 V)	Open				

#### Table 10-6. Receiver Function Table

## 10.4.2.4 CAN Bus States

The CAN bus has two logical states during operation: recessive and dominant. See Figure 10-13.

A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD and RXD pins. A recessive bus state occurs when the bus is biased to one half of the CAN transceiver supply voltage via the high resistance internal input resistors ( $R_{IN}$ ) of the receiver and corresponds to a logic high on the TXD and RXD pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case the differential voltage of the CAN bus will be greater than the differential voltage of a single CAN driver. The TCAN1162x-Q1 CAN transceiver implements low-power standby and sleep modes which enables a third bus state where the bus pins are biased to ground via the high resistance internal resistors of the receiver.





Figure 10-13. Bus States



# 11 Application Information

## **11.1 Application Information Disclaimer**

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## **11.2 Typical Application**



Figure 11-1. Typical Application




Figure 11-2. Typical Application

### 11.2.1 Design Requirements

### 11.2.1.1 Bus Loading, Length and Number of Nodes

A typical CAN application may have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN1162x-Q1

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2016 specification the driver differential output is specified with a bus load that can range from 50  $\Omega$  to 65  $\Omega$  where the differential output must be greater than 1.5 V. The TCAN1162x-Q1 is specified to meet the 1.5-V requirement down to 50  $\Omega$  and is specified to meet 1.4-V differential output at 45 $\Omega$  bus load. The differential input resistance of the TCAN1162x-Q1 is a minimum of 40 k $\Omega$ . If 100 TCAN1162x-Q1 devices are in parallel on a bus, this is equivalent to a 400- $\Omega$  differential load in parallel with the nominal 60  $\Omega$  bus termination which gives a total bus load of approximately 52  $\Omega$ . Therefore, the TCAN1162x-Q1 theoretically supports over 100 devices on a single bus segment. However, for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is often lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility the CAN network system designer must take the responsibility of good network design to ensure robust network operation.

Copyright © 2021 Texas Instruments Incorporated



### 11.2.2 Detailed Design Procedures

### 11.2.2.1 CAN Termination

Termination may be a single  $120-\Omega$  resistor at the end of the bus on either the cable or in a terminating node. If filtering and stabilization of the common mode voltage of the bus is desired then split termination may used, see Figure 11-3. Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that may be present on the differential signal lines.



Figure 11-3. CAN Bus Termination Concepts

### **11.3 Application Curves**



Figure 11-4. V<sub>OD(D)</sub> over V<sub>SUP</sub>



## **12 Power Supply Requirements**

The TCAN1162x-Q1 is designed to operate from a V<sub>SUP</sub> input supply voltage range between 5.5 V and 28 V. The TCAN1162x-Q1 also has an output level shifting supply input, V<sub>IO</sub>, designed for a range between 1.7 V and 5.5 V. Input supplies must be well regulated. A bypass capacitance, typically 100 nF, should be placed close to the device V<sub>SUP</sub> and V<sub>IO</sub> supply pins. This helps to reduce supply voltage ripple present on the outputs of the switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes and traces.

The TCAN11625 integrates a 5-V LDO to supply the CAN transceiver as well as additional external loads. The  $V_{CCOUT}$  pin requires a 10  $\mu$ F capacitance.

The TCAN11623 integrates a 5-V LDO to supply the CAN transceiver and a 3.3-V LDO for additional external loads. The  $V_{FLT}$  pin requires a 10  $\mu$ F capacitance and the  $V_{LDO3}$  pin typically uses a capacitance value of 4.7uF.



### 13 Layout

### **13.1 Layout Guidelines**

Place the protection and filtering circuitry as close to the bus connector to prevent transients, ESD and noise from propagating onto the board. The layout example provides information on components around the device itself. Transient voltage suppression (TVS) device can be added for extra protection. The production solution can be either bi-directional TVS diode or varistor with ratings matching the application requirements. This example also shows optional bus filter capacitors.

Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device. Use supply and ground planes to provide low inductance.

#### Note

A high-frequency current follows the path of least impedance and not the path of least resistance.

Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

- Bypass and bulk capacitors should be placed as close as possible to the supply terminals of transceiver.
- Bus termination: this layout example shows split termination. This is where the termination is split into two
  resistors with the center or split tap of the termination connected to ground via capacitor. Split termination
  provides common mode filtering for the bus. When bus termination is placed on the board instead of directly
  on the bus, additional care must be taken to ensure the terminating node is not removed from the bus thus
  also removing the termination.

### 13.2 Layout Example







Figure 13-2. TCAN11625 Example Layout



## 14 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 14.1 Documentation Support

### 14.1.1 Related Documentation

### 14.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **14.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 14.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 14.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 14.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCAN11623DMTRQ1	ACTIVE	VSON	DMT	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	11623	Samples
TCAN11625DMTRQ1	ACTIVE	VSON	DMT	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	11625	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

18-Dec-2021



Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN11623DMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1
TCAN11625DMTRQ1	VSON	DMT	14	3000	330.0	12.4	3.3	4.8	1.2	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN11623DMTRQ1	VSON	DMT	14	3000	367.0	367.0	35.0
TCAN11625DMTRQ1	VSON	DMT	14	3000	367.0	367.0	35.0

# **DMT 14**

## 3 x 4.5, 0.65 mm pitch

# **GENERIC PACKAGE VIEW**

## VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **DMT0014B**



# **PACKAGE OUTLINE**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 2. This drawing is subject to change without notice.
  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# DMT0014B

# **EXAMPLE BOARD LAYOUT**

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# DMT0014B

# **EXAMPLE STENCIL DESIGN**

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated