

BGS15MA12

SP5T Rx Diversity Switch

Data Sheet

Revision 3.1 - 2016-05-11

Power Management & Multimarket

Edition 2016-05-11

Published by Infineon Technologies AG 81726 Munich, Germany

©2016 Infineon Technologies AG All Rights Reserved.

LEGAL DISCLAIMER

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision History

Document No.: BGS15MA12_v3.1.pdf

Revision History: Rev. v3.1

Previous	Previous Version: Revision v3.0 - 2015-07-24					
Page	Subjects (major changes since last revision)					
20	Carrier Tape drawing updated (Fig. 12)					

Trademarks of Infineon Technologies AG

 $\mu \mathsf{HVIC}^{\mathsf{TM}}, \mu \mathsf{IPM}^{\mathsf{TM}}, \mu \mathsf{PFC}^{\mathsf{TM}}, \mathsf{AU-ConvertIR}^{\mathsf{TM}}, \mathsf{AURIX}^{\mathsf{TM}}, \mathsf{C166}^{\mathsf{TM}}, \mathsf{CanPAK}^{\mathsf{TM}}, \mathsf{CIPOS}^{\mathsf{TM}}, \mathsf{CIPURSE}^{\mathsf{TM}}, \mathsf{CoolDP}^{\mathsf{TM}}, \mathsf{CoolGaN}^{\mathsf{TM}}, \mathsf{COOLiR}^{\mathsf{TM}}, \mathsf{CoolMOS}^{\mathsf{TM}}, \mathsf{CoolSET}^{\mathsf{TM}}, \mathsf{CoolSiC}^{\mathsf{TM}}, \mathsf{DAVE}^{\mathsf{TM}}, \mathsf{DI-POL}^{\mathsf{TM}}, \mathsf{DirectFET}^{\mathsf{TM}}, \mathsf{DrBlade}^{\mathsf{TM}}, \mathsf{EasyPIM}^{\mathsf{TM}}, \mathsf{EconoBRIDGE}^{\mathsf{TM}}, \mathsf{EconoBUAL}^{\mathsf{TM}}, \mathsf{EconoPACK}^{\mathsf{TM}}, \mathsf{EconoPIM}^{\mathsf{TM}}, \mathsf{EiceDRIVER}^{\mathsf{TM}}, \mathsf{eupec}^{\mathsf{TM}}, \mathsf{FCOS}^{\mathsf{TM}}, \mathsf{GaNpowIR}^{\mathsf{TM}}, \mathsf{HEXFET}^{\mathsf{TM}}, \mathsf{HITFET}^{\mathsf{TM}}, \mathsf{HybridPACK}^{\mathsf{TM}}, \mathsf{iMOTION}^{\mathsf{TM}}, \mathsf{IRAM}^{\mathsf{TM}}, \mathsf{ISOFACE}^{\mathsf{TM}}, \mathsf{IsoPACK}^{\mathsf{TM}}, \mathsf{LEDrivIR}^{\mathsf{TM}}, \mathsf{LITIX}^{\mathsf{TM}}, \mathsf{MIPAQ}^{\mathsf{TM}}, \mathsf{ModSTACK}^{\mathsf{TM}}, \mathsf{my-d}^{\mathsf{TM}}, \mathsf{NovalithIC}^{\mathsf{TM}}, \mathsf{OPTIGA}^{\mathsf{TM}}, \mathsf{OptiMOS}^{\mathsf{TM}}, \mathsf{ORIGA}^{\mathsf{TM}}, \mathsf{PowIRaudio}^{\mathsf{TM}}, \mathsf{PowIRStage}^{\mathsf{TM}}, \mathsf{PrimePACK}^{\mathsf{TM}}, \mathsf{PrimeSTACK}^{\mathsf{TM}}, \mathsf{PROFET}^{\mathsf{TM}}, \mathsf{PRO-SIL}^{\mathsf{TM}}, \mathsf{RASIC}^{\mathsf{TM}}, \mathsf{REAL3}^{\mathsf{TM}}, \mathsf{SmartLEWIS}^{\mathsf{TM}}, \mathsf{SOLID} \mathsf{FLASH}^{\mathsf{TM}}, \mathsf{SPOC}^{\mathsf{TM}}, \mathsf{StrongIRFET}^{\mathsf{TM}}, \mathsf{SupIRBuck}^{\mathsf{TM}}, \mathsf{TEMPFET}^{\mathsf{TM}}, \mathsf{TRENCHSTOP}^{\mathsf{TM}}, \mathsf{THCOre}^{\mathsf{TM}}, \mathsf{UHVIC}^{\mathsf{TM}}, \mathsf{XHC}^{\mathsf{TM}}.$

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Trademarks updated November 2015



Contents

1	Features	5
2	Product Description	5
3	Maximum Ratings	6
4	Operation Ranges	8
5	RF Characteristics	9
6	MIPI RFFE Specification	11
7	Application Information	17
8	Package Information	19

List of Figures

1 2	BGS15MA12Block diagram	6 10
3	Power-Up Settling Time Definition: a) when the device is already in Active Mode. b) when changing from Low Power Mode to Active Mode.	
	After Power-Up of VIO the device is set to Low Power Mode. An additional MIPI instruction is necessary	
	to set the switch to Active Mode. This case is covered by b)	10
4	Received clock signal constraints	12
5	Bus active data receiver timing requirements	13
6	Bus park cycle timing	13
7	Bus active data transmission timing specification	14
8	Requirements for VIO-initiated reset	14
9	BGS15MA12 Pin Configuration (top view)	17
10	BGS15MA12 Application Schematic	18
11	ATSLP-12-4 Package Outline (top, side and bottom views)	19
12	Marking Specification (top view)	19
13	Footprint Recommendation	20
14	ATSLP-12-4 Carrier Tape	20

List of Tables

1	Ordering Information
2	Maximum Ratings, Table I
3	Maximum Ratings, Table II
4	Operation Ranges
5	RF Input Power 8
6	RF Characteristics
7	MIPI Features
8	Startup Behavior
9	MIPI RFFE operating timing
10	Register Mapping
11	Truth Table, Register_0
12	Pin Definition and Function
13	Bill of Materials



BGS15MA12 SP5T Rx Diversity Switch

1 Features

- Low insertion loss
- Low harmonic generation
- High port-to-port-isolation
- Suitable for LTE / WCDMA Rx Applications
- 0.1 to 2.9 GHz coverage
- · No decoupling capacitors required if no DC applied on RF lines
- On chip control logic including ESD protection
- Integrated MIPI RFFE interface operating in 1.1 to 1.95 V voltage range
- Software programmable MIPI RFFE USID
- Direct to battery supply
- Small form factor 1.1 mm x 1.9 mm
- No power supply blocking required
- High EMI robustness
- RoHS and WEEE compliant package

RoHS /

2 Product Description

The BGS15MA12 RF MOS switch is specifically designed for LTE and WCDMA diversity applications. This SP5T offers low insertion loss and low harmonic generation in termination mode.

The switch is controlled via a MIPI RFFE controller. The on-chip controller allows power-supply voltages from 1.1 to 1.95 V. The switch features direct-connect-to-battery functionality and DC-free RF ports. Unlike GaAs technology, external DC blocking capacitors at the RF Ports are only required if DC voltage is applied externally. The BGS15MA12 RF Switch is manufactured in Infineon's patented MOS technology, offering the performance of GaAs with the economy and integration of conventional CMOS including the inherent higher ESD robustness. The device has a very small size of only 1.1 x 1.9 mm² and a maximum height of 0.65 mm.

Table 1: Ordering Information

Туре	Package	Marking	Chip
BGS15MA12	ATSLP-12-4	S4	m4829







Figure 1: BGS15MA12 Block diagram

3 Maximum Ratings

Parameter	Symbol Values			Unit	Note / Test Condition	
		Min.	Тур.	Max.		
Frequency Range	f	0.1	-	-	GHz	1)
Supply voltage	V _{BAT}	-0.5	-	6.0	V	-
Storage temperature range	T _{STG}	-55	-	150	°C	-
Junction temperature	Tj	_	-	125	°C	-
RF input power at all RX ports	P _{RF_RX}	_	-	27	dBm	CW
ESD capability, CDM ²⁾	V _{ESD_CDM}	-1	-	+1	V	All pins
ESD capability, HBM ³⁾	V _{ESD_HBM}	-1	-	+1	kV	Digital, digital versus RF
		-1	-	+1	kV	RF

Table 2: Maximum Ratings, Table I at $T_A = 25 \degree C$, unless otherwise specified

¹⁾There is also a DC connection between switched paths. The DC voltage at RF ports V_{RFDC} has to be 0V.

²⁾Field-Induced Charged-Device Model JESD22-C101. Simulates charging/discharging events that occur in production equipment and processes. Potential for CDM ESD events occurs whenever there is metal-to-metal contact in manufacturing. ³⁾Human Body Model ANSI/ESDA/JEDEC JS-001-2012 (R= $1.5 \text{ k}\Omega$, C=100 pF).

⁴⁾IEC 61000-4-2 (R=330 Ω , C=150 pF), contact discharge.





Parameter	Symbol Values			Unit	Note / Test Condition	
		Min.	Тур.	Max.	-	
Maximum DC-voltage on RF-	V _{RFDC}	0	-	0	V	No DC voltages allowed on
Ports and RF-Ground						RF-Ports
RFFE Supply Voltage	V _{IO}	-0.5	-	3	V	-
RFFE Control Voltage Lev-	V	-0.7	_	V _{IO} +0.7	V	-
els at SCLK, SDATA, SSEL1,				(max.		
SSEL2				3)		

Table 3: Maximum Ratings, Table II at T_A = 25 °C, unless otherwise specified



4 Operation Ranges

Table 4: Operation Ranges

	Values			Unit	Note / Test Condition
	Min.	Тур.	Max.	-	
V _{BAT}	2.2	_	5.5	V	-
I _{BAT}	-	80	200	μA	-
I _{BAT_SB}	-	0.5	1	μA	VIO=low or MIPI low-power
					mode
V _{IO}	1.1	1.8	1.95	V	-
V _{IH}	0.7*V _{IO}	-	V _{IO}	V	-
V _{IL}	0	-	0.3*V _{IO}	V	-
V _{OH}	0.8*V _{IO}	_	V _{IO}	V	-
V _{OL}	0	_	0.2*V _{IO}	V	-
C _{Ctrl}	_	_	2	pF	-
I _{VIO}	_	15	-	μA	Idle State
T _A	-30	25	85	°C	-
	$\begin{array}{c} I_{BAT} \\ I_{BAT_SB} \\ \hline \\ V_{IO} \\ V_{IH} \\ V_{IL} \\ V_{OH} \\ \hline \\ V_{OL} \\ \hline \\ C_{Ctrl} \\ \hline \\ I_{VIO} \\ \end{array}$	VBAT 2.2 IBAT - IBAT_SB - VIO 1.1 VIH 0.7*VIO VIL 0 VOH 0.8*VIO VOL 0 CCtrl - IVIO -	$\begin{array}{c c c c c c c } V_{BAT} & 2.2 & - \\ \hline I_{BAT} & - & 80 \\ \hline I_{BAT_SB} & - & 0.5 \\ \hline V_{IO} & 1.1 & 1.8 \\ \hline V_{IH} & 0.7^*V_{IO} & - \\ \hline V_{IL} & 0 & - \\ \hline V_{OH} & 0.8^*V_{IO} & - \\ \hline V_{OL} & 0 & - \\ \hline C_{Ctrl} & - & - \\ \hline I_{VIO} & - & 15 \\ \end{array}$	$\begin{array}{ c c c c c } \hline V_{BAT} & 2.2 & - & 5.5 \\ \hline I_{BAT} & - & 80 & 200 \\ \hline I_{BAT_SB} & - & 0.5 & 1 \\ \hline V_{IO} & 1.1 & 1.8 & 1.95 \\ \hline V_{IH} & 0.7^*V_{IO} & - & V_{IO} \\ \hline V_{IL} & 0 & - & 0.3^*V_{IO} \\ \hline V_{OH} & 0.8^*V_{IO} & - & V_{IO} \\ \hline V_{OL} & 0 & - & 0.2^*V_{IO} \\ \hline C_{Ctrl} & - & - & 2 \\ \hline I_{VIO} & - & 15 & - \\ \end{array}$	$\begin{array}{c c c c c c c c } V_{BAT} & 2.2 & - & 5.5 & V \\ \hline I_{BAT} & - & 80 & 200 & \mu A \\ \hline I_{BAT_SB} & - & 0.5 & 1 & \mu A \\ \hline V_{IO} & 1.1 & 1.8 & 1.95 & V \\ \hline V_{IH} & 0.7^*V_{IO} & - & V_{IO} & V \\ \hline V_{IL} & 0 & - & 0.3^*V_{IO} & V \\ \hline V_{OH} & 0.8^*V_{IO} & - & V_{IO} & V \\ \hline V_{OL} & 0 & - & 0.2^*V_{IO} & V \\ \hline C_{Ctrl} & - & 15 & - & \mu A \\ \end{array}$

¹⁾SCLK, SDATA, SSEL1 and SSEL2

²⁾SDATA

³⁾ $T_A = -30 \circ C - 85 \circ C$, $V_{BAT} = 2.2 - 5.5 V$

Table 5: RF Input Power

Parameter	Symbol	Values		Unit	Note / Test Condition	
		Min.	Тур.	Max.		
RX ports (50 Ω)	P _{RF_RX}	-	-	24	dBm	-



5 RF Characteristics

Table 6: RF Characteristics at T_A = -30 °C-85 °C, P_{IN} = 0 dBm, Supply Voltage V_{BAT}= 2.2 V-5.5 V, unless otherwise specified

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Insertion Loss ¹⁾	1	-1				1
		0.2	0.28	0.35	dB	700–1000 MHz
All RX Ports	IL	0.25	0.35	0.5	dB	1700–2200 MHz
		0.3	0.42	0.6	dB	2300–2700 MHz
Return Loss ¹⁾						•
		20	30	-	dB	700–1000 MHz
All RX Ports	RL	18	28	-	dB	1700–2200 MHz
		12	22	-	dB	2300–2700 MHz
		24	34	-	dB	700–1000 MHz
Isolation all RX Ports	ISO	17	27	-	dB	1700–2200 MHz
		15	25	-	dB	2300–2700 MHz
		26	36	_	dB	700–1000 MHz
Isolation RX Ports to AI	ISO	21	31	-	dB	1700–2200 MHz
		18	28	-	dB	2300–2700 MHz
P1 dB Compression Point, E	xtrapolated					1
All RX Ports	P _{1dB}	>30	_	-	dBm	
Harmonic Generation up to 1	2.75 GHz		-			
All RX Ports	P _{Harm}	_	-95	-75	dBc	20 dBm, 50 Ω, CW mode
Intermodulation Distortion in	Rx Band ²⁾	(T _A = 25 °C	, V _{BAT} = 2	.6 V)	J.	1
IMD2, low	IMD2 _{low}	-	-115	-105	dBm	
IMD3	IMD3	-	-125	-110	dBm	-Tx = 10 dBm,
IMD2, high	IMD2 _{high}	-	-120	-110	dBm	Interferer = $-15 dBm, 50 \Omega$
Switching Time						1
RF Rise Time RX Port On/Off	t _{on/off}	0.5	1	5	μs	90 % OFF to 90 % ON; 90 % ON to 90 % OFF
MIPI to RF Time	t _{INT}	0.5	1.5	5	μs	50 % last SCLK falling flank t 90 % ON, Fig. 2
Power Up Settling Time	t _{PUS}	-	10	25	μs	After power down mode, Fig. 3

¹⁾On application board with a RF low-Q two element matching network at the antenna port

²⁾On application board with shunt inductor, Min/Max-values measured with phase shifter.





Figure 2: MIPI to RF Time



Figure 3: Power-Up Settling Time Definition: a) when the device is already in Active Mode. b) when changing from Low Power Mode to Active Mode.

After Power-Up of VIO the device is set to Low Power Mode. An additional MIPI instruction is necessary to set the switch to Active Mode. This case is covered by **b**).



6 MIPI RFFE Specification

All sequences are implemented according to the 'MIPI Alliance Specification for RF Front-End Control Interface' document version 1.10 - 26. July 2011.

Table 7: MIPI Features

Feature	Supported	Comment
Register write command sequence	Yes	
Register read command sequence	Yes	
Extended register write command sequence	No	Up to 4 Bytes
Extented register read command sequence	No	Up to 4 Bytes
Register 0 write command sequence	Yes	
Trigger function	Yes	Trigger assignment to each control register is supported
Programmable USID	Yes	3 register command sequence and extended regis- ter command sequence
Status Register	Yes	Register for debugging
Reset	Yes	By VIO, Power Mode and RFFE_STATUS
Group SID	Yes	
SSEL1 and SSEL2 pins	Yes	External pins for changing USID: SSEL1=0 & SSEL2=0 \rightarrow 1000, SSEL1=0 & SSEL2=1 \rightarrow 1001, SSEL1=1 & SSEL2=0 \rightarrow 1010, SSEL1=1 & SSEL2=1 \rightarrow 1011
Full speed write	Yes	
Half speed read	Yes	
Full speed read	Yes	

Table 8: Startup Behavior

Feature	State	Comment
Power status	LOW POWER	The chip is in low power mode after startup
Trigger function	ENABLED	Trigger function is enabled after startup. Trigger function can be dis- abled via PM_TRIG register.



Table 9: MIPI RFFE Operating Timing

Parameter	Symbol	Values			Unit	Note / Test Condition	
		Min.	Тур.	Max.			
	FSCLK	0.032	-	26	MHz	Full speed	
SCLK Frequency	FSOLK	0.032	-	13	MHz	Half speed	
SCLK Period	TSCLK	0.038	-	32	μ S	Full speed	
SOLITIENDO	TOOLK	0.077	-	32	μ S	Half speed	
SCLK Low Period	TSCLKIL	11.25	-	-	ns	Full speed, see Fig. 4	
SOLK LOW FEIIOU	TOOLNIL	24	-	_	ns	Half speed, see Fig. 4	
SCLK High Period	TSCLKIH	11.25	-	_	ns	Full speed, see Fig. 4	
SOLIT HIGH FEHOL	TOOLKIT	24	-		ns	Half speed, see Fig. 4	
CDATA Coture Time	тѕ	1	-	-	ns	Full speed, see Fig. 5	
SDATA Setup Time	10	2	_	_	ns	Half speed, see Fig. 5	
SDATA Hold Time	ТН	5	-	-	ns	Full speed, see Fig. 5	
SDAIA HOIG HILLE	111	5	-	-	ns ns ns ns ns ns ns ns	Half speed, see Fig. 5	
SDATA Release Time	TSDATAZ	-	-	10	ns	Full speed, see Fig. 6	
SDAIA Nelease Time	ISDAIAZ	-	-	18	ns	Half speed, see Fig. 6	
Time for Data Output	TD	_	-	10.25	ns	Full speed, see Fig. 7	
		_	_	22	ns	Half speed, see Fig. 7	
SDATA Rise/Fall Time	TSDATAOTR	2.1	-	6.5	ns	Full speed, see Fig. 7	
JUNIA NISE/Fail HIIIIE	ISDAIAUIN	2.1	-	10	ns	Half speed, see Fig. 7	
VIO Rise Time	TVIO-R	10	-	450	μ S	See Fig. 8	
VIO Reset Time	TVIO-RST	10	-	-	μ S	See Fig. 8	
Reset Delay Time	TSIGOL	0.12	_	_	μ S	See Fig. 8	











Figure 5: Bus active data receiver timing requirements



Figure 6: Bus park cycle timing





Figure 7: Bus active data transmission timing specification



Figure 8: Requirements for VIO-initiated reset



Table 10: Register Mapping

ster Register Name Data Function Description ess Bits Ess Ess<		Default	Broadcast_ID Support	Trigger Support	R/W		
REGISTER_0	7:0	MODE_CTRL	Switch control	00000000	No	Yes	R/W
PRODUCT_ID	7:0	PRODUCT_ID	This is a read-only register. However, during the programming of the USID a write command sequence is per- formed on this register, even though the write does not change its value.	11010000	No	No	R
MANUFACTURER_ID	7:0	MANUFACTURER_ID [7:0]	ID [7:0] This is a read-only register. However, during the programming of the USID, a write command sequence is per- formed on this register, even though the write does not change its value.		No	No	R
PM_TRIG	7:6		00: Normal operation 01: Default settings (STARTUP) 10: Low power (LOW POWER) 11: Reserved	10	Yes	No	R/W
	5	TRIGGER_MASK_2	If this bit is set, trigger 2 is disabled. When all triggers disabled, if writing to a register that is associated to trigger 2, the data goes directly to the desti- nation register.	0	No	No	
	4	TRIGGER_MASK_1	If this bit is set, trigger 1 is disabled. When all triggers disabled, if writing to a register that is associated to trigger 1, the data goes directly to the desti- nation register.	0	No	No	_
	3	TRIGGER_MASK_0	If this bit is set, trigger 0 is disabled. When all triggers disabled, if writing to a register that is associated to trigger 0, the data goes directly to the desti- nation register.	0	No	No	
	2	TRIGGER_2	A write of a one to this bit loads trigger 2's registers.	0	Yes	No	
	1	TRIGGER_1	A write of a one to this bit loads trigger 1's registers.	0	Yes	No	R/W
	0	TRIGGER_0	A write of a one to this bit loads trigger 0's registers.	0	Yes	No	
MAN_USID	7:6	SPARE	These are read-only bits that are re- served and yield a value of 0b00 at readback.	00	No	No	R/W
	5:4	MANUFACTURER_ID [9:8]	These bits are read-only. However, during the programming of the USID, a write command sequence is per- formed on this register even though the write does not change its value.	01			
	3:0	USID	Programmable USID. Performing a write to this register using the de- scribed programming sequences will program the USID in devices support- ing this feature. These bits store the USID of the device.	$\label{eq:using} \begin{array}{l} USID_Sel12\\ =00\rightarrow\\ 1000,\\ USID_Sel12\\ =01\rightarrow\\ 1001,\\ USID_Sel12\\ =10\rightarrow\\ 1010,\\ USID_Sel12 \end{array}$			
	REGISTER_0 PRODUCT_ID MANUFACTURER_ID	Bits REGISTER_0 7:0 PRODUCT_ID 7:0 MANUFACTURER_ID 7:0 PM_TRIG 7:6 4 3 3 1 0 1 MAN_USID 7:6	BitsREGISTER_07:0MODE_CTRLPRODUCT_ID7:0PRODUCT_IDMANUFACTURER_ID7:0MANUFACTURER_ID [7:0]PM_TRIG7:6PWR_MODE5TRIGGER_MASK_24TRIGGER_MASK_13TRIGGER_MASK_02TRIGGER_MASK_02TRIGGER_10TRIGGER_0MAN_USID7:65:4MANUFACTURER_ID [9:8]	Bits REGISTER_0 7.0 MODE_CTRL Switch control PRODUCT_ID 7.0 PRODUCT_ID This is a read-only register. However, during the programming of the USID a write command sequence is performed on this register, even though the write does not change its value. MANUFACTURER_ID 7.0 MANUFACTURER_ID [7:0] This is a read-only register. However, during the programming of the USID, a write command sequence is performed on this register, even though the write does not change its value. PM_TRIG 7.6 PWR_MODE 00: Normal operation 01: Default settings (STARTUP) 10: Low power (LOW POWER) 11: Reserved F TRIGGER_MASK_2 If this bit is set, trigger 1 is disabled. When all triggers disabled, if writing to a register that is associated to trigger 1, the data goes directly to the destination register. 4 TRIGGER_MASK_0 If this bit is set, trigger 1 is disabled. When all triggers disabled, if writing to a register that is associated to trigger 1, the data goes directly to the destination register. 3 TRIGGER_MASK_0 If this bit is set, trigger 0 is disabled. When all triggers disabled, if writing to a register. 2 TRIGGER_1 A write of a one to this bit loads trigger 0, the data goes directly to the destination register. 2 TRIGGER_1 A write of a one to this bit loads trigger 0, the data goes directly to the destination	Bits	Bits control Support PEGISTER_0 7:0 MODE_CTPL Switch control 0000000 No PRODUCT_ID 7:0 PRODUCT_ID This is a read-only register. However, during the programming of the USD a write command sequence is performed on this register, even though the write does not change its value. 00011010 No MANUFACTURER_ID 7:0 MANUFACTURER_ID [7:0] This is a read-only register. However, formed on this register, even though the write does not change its value. 00011010 No PM_TRIG 7:5 PWP_MODE 00: Normal operation of the register, even though the write does not change its value. 0000000 No PM_TRIG 7:5 TRIGGER_MASK_2 If this bit is set, trigger 2 is disabled. 0 No 5 TRIGGER_MASK_1 If this bit is set, trigger 1 is disabled. 0 No No 4 TRIGGER_MASK_0 If this bit is set, trigger 0 is disabled. 0 No 2 TRIGGER_MASK_0 If this bit is set, trigger 0 is disabled. 0 No 2 TRIGGER_MASK_0 If this bit is set, trigger 0 is disabled. 0 No 2<	Bits - - Support Support Support Support PEGISTER 7.0 PRODUCT_ID 7.0 PRODUCT_ID This is a read-only register. However, during the programming of the USID a write command sequence is performed on this register, even though the write does not change its value. No No MANUFACTURER_ID 7.0 MANUFACTURER_ID (7:0) This is a read-only register, However, during the programming of the USID, a write command sequence is performed on this register, even though the write does not change its value. No No PM_TRIG 7.6 PWR_MODE 07: Detault settings (STARTUP) 10 10 Ves No 11: Reserved 07: Detault settings (STARTUP) 10: Low power (LOW POWER) 11: Reserved 0 No No 5 TRIGGER_MASK_2 If this bit is set, trigger 2 is disabled. 0 No No 4 TRIGGER_MASK_0 If this bit is set, trigger 1 is disabled. 0 No No 2 TRIGGER_MASK_0 If this bit is set, trigger 0 is disabled. 0 No No 3 TRIGGER_MASK_0 If this bit is set, trigger 1 is disabled. 0 No N

Continued on next page



Table 10: Register Mapping – Continued from previous page

Table for Hegicter mapping			Continuou nom providuo pago						
Register Address	Register Name	Data Bits	Function	Description	Default	Broadcast_ID Support	Trigger Support	R/W	
0x001A RFFE_STATUS	7	SOFTWARE RESET	0: Normal operation 1: Software reset	0	No	No	R/W		
		6	COMMAND_FRAME_ PARITY_ERR	Command sequence received with parity error - discard command.	0	No	No	R	
		5	COMMAND_LENGTH_ERR	Command length error	0	-			
		4	ADDRESS_FRAME_ PARITY_ERR	Address frame parity error = 1	0				
		3	DATA_FRAME_ PARITY_ERR	Data frame with parity error	0				
		2	READ_UNUSED_REG	Read command to an invalid address	0				
		1	WRITE_UNUSED_REG	Write command to an invalid address	0				
		0	BID_GID_ERR	Read command with a BROAD-	0				
				CAST_ID or GROUP_SID					
0x001B	GROUP_SID	7:4	RESERVED		0	No	No	R/W	
		3:0	GROUP_SID	Group slave ID	0				

Table 11: Modes of Operation (Truth Table, Register_0)

		REGISTER_0 Bits							
State	Mode	D7	D6	D5	D4	D3	D2	D1	D0
1	Isolation	х	x	x	0	0	0	0	0
2	RX1-AI	х	x	x	0	0	0	0	1
3	RX2-AI	х	x	x	0	0	0	1	0
4	RX3-AI	х	x	x	0	1	0	0	0
5	RX4-AI	х	x	x	0	0	1	0	0
6	RX5-AI	х	x	x	1	0	0	0	0
7	RX1&RX2-AI	х	x	x	0	0	0	1	1
8	RX2&RX3-AI	х	x	x	0	1	0	1	0
9	RX3&RX4-AI	х	x	x	0	1	1	0	0
10	RX4&RX5-AI	х	x	x	1	0	1	0	0
11	RX1&RX3-AI	х	x	x	0	1	0	0	1
12	RX2&RX4-AI	х	x	x	0	0	1	1	0
13	RX3&RX5-AI	х	x	x	1	1	0	0	0
14	RX1&RX4-AI	х	х	x	0	0	1	0	1
15	RX2&RX5-AI	х	х	x	1	0	0	1	0
16	RX1&RX5-AI	Х	х	x	1	0	0	0	1



7 Application Information

Pin Configuration and Function



Figure 9: BGS15MA12 Pin Configuration (top view)

Table 12: Pin Definition and Function

Pin No.	Name	Function	
1	SLK	MIPI RFFE Clock (Input)	
2	VIO	MIPI RFFE Power Supply	
3	RX5	RF-Port RX No. 5	
4	RX4	RF-Port RX No. 4	
5	RX3	RF-Port RX No. 3	
6	RX2	RF-Port RX No. 2	
7	RX1	RF-Port RX No. 1	
8	SSEL1	MIPI SEL Port No. 1 (Input)	
9	SSEL2	MIPI SEL Port No. 2 (Input)	
10	AI	RF-Input Port	
11	VBAT	Power Supply	
12	SDATA	MIPI RFFE Data (Input / Output)	
13	GND	Ground	



Application Board Configuration



Figure 10: BGS15MA12 Application Schematic

Table 13: Bill of Materials Table

Name	Value	Package	Manufacturer	Function
C1 (optional)	1 nF	0201	Various	RF Bypass ¹⁾
C2 (optional)	1 nF	0201	Various	RF Bypass ¹⁾
C3 (optional)	1 nF	0201	Various	RF Bypass ¹⁾
C4 (optional)	1 nF	0201	Various	RF Bypass ¹⁾
N1	BGS15MA12	ATSLP-12-4	Infineon	RF MOS Switch

¹⁾RF bypass recommended to mitigate power supply noise



8 Package Information



Figure 11: ATSLP-12-4 Package Outline (top, side and bottom views)



Figure 12: Marking Specification (top view)





Figure 13: Footprint Recommendation



Figure 14: ATSLP-12-4 Carrier Tape

www.infineon.com

Published by Infineon Technologies AG