

## CY14B108K CY14B108M

# 8-Mbit (1024 K × 8/512 K × 16) nvSRAM with Real Time Clock

## Features

- 25 ns and 45 ns access times
- Internally organized as 1024 K × 8 (CY14B108K) or 512 K × 16 (CY14B108M)
- Hands off automatic STORE on power-down with only a small capacitor
- STORE to QuantumTrap nonvolatile elements is initiated by software, device pin, or AutoStore on power-down
- RECALL to SRAM initiated by software or power-up
- High reliability
- Infinite Read, Write, and RECALL cycles
- 1 million STORE cycles to QuantumTrap
- 20 year data retention
- Single 3 V +20%, -10% operation
- Data integrity of Cypress nonvolatile static RAM (nvSRAM) combined with full-featured real time clock (RTC)

- Watchdog timer
- Clock alarm with programmable interrupts
- Capacitor or battery backup for RTC
- Industrial temperature
- 44 and 54-pin thin small outline package (TSOP) Type II
- Pb-free and restriction of hazardous substances (RoHS) compliant

## **Functional Description**

The Cypress CY14B108K/CY14B108M combines a 8-Mbit nonvolatile static RAM (nvSRAM) with a full featured RTC in a monolithic integrated circuit. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM is read and written infinite number of times, while independent nonvolatile data resides in the nonvolatile elements.

The RTC function provides an accurate clock with leap year tracking and a programmable, high accuracy oscillator. The alarm function is programmable for periodic minutes, hours, days, or months alarms. There is also a programmable watchdog timer for process control.

For a complete list of related documentation, click here.

Errata: AutoStore Disable feature does not work in the device. For more information, see Errata on page 33. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.

198 Champion Court



## Logic Block Diagram <sup>[1, 2, 3]</sup>



- 1. Address A<sub>0</sub>-A<sub>19</sub> for × 8 configuration and Address A<sub>0</sub>-A<sub>18</sub> for × 16 configuration.

   2. Data  $DQ_0$ -DQ<sub>7</sub> for × 8 configuration and Data  $DQ_0$ -DQ<sub>15</sub> for × 16 configuration.

   3. BHE and BLE are applicable for × 16 configuration only.



## Contents

Pinouts	
Pin Definitions	5
Device Operation	6
SRAM Read	6
SRAM Write	
AutoStore Operation	6
Hardware STORE (HSB) Operation	6
Hardware RECALL (Power-Up)	7
Software STORE	7
Software RECALL	7
Preventing AutoStore	9
Data Protection	
Real Time Clock Operation	10
nvTime Operation	
Clock Operations	
Reading the Clock	
Setting the Clock	
Backup Power	
Stopping and Starting the Oscillator	
Calibrating the Clock	
Alarm	
Watchdog Timer	
Power Monitor	
Interrupts	12
Flags Register	12
RTC External Components	
PCB Design Considerations for RTC	14
Layout requirements	14
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Data Retention and Endurance	
Capacitance	20

Thermal Resistance	20
AC Test Loads	21
AC Test Conditions	
RTC Characteristics	21
AC Switching Characteristics	22
Switching Waveforms	
AutoStore/Power-Up RECALL	25
Switching Waveforms	
Software Controlled STORE and RECALL Cycle	
Switching Waveforms	
Hardware STORE Cycle	
Switching Waveforms	
Truth Table For SRAM Operations	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Errata	
Part Numbers Affected	33
8Mb (1024 K × 8, 512 K × 16) nvSRAM	
Qualification Status	33
8Mb (1024 K × 8, 512 K × 16) nvSRAM	22
Errata Summary	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support Products	
Products PSoC® Solutions	
Cypress Developer Community	
Technical Support	
	50



## **Pinouts**

Figure 1. Pin Diagram – 44-pln and 54-pin TSOP II

1	_			
	1	0	44	HSB
NC <sup>[4</sup>	2		43	NC
A0	3		42	A <sub>19</sub>
A <sub>1</sub>	4		41	A <sub>18</sub>
A <sub>2</sub>	5		40	A <sub>17</sub>
A <sub>3</sub>	6		39	A16
A <sub>4</sub>	7		38	A15
CE	8		37	OE
DQ <sub>0</sub>	9	44 - TSOP II	36	DQ7
DQ <sub>1</sub>	10	(x8)	35	DQ <sub>6</sub>
Vcc	11		34	□ V <sub>SS</sub>
V <sub>SS</sub>	12	Top View	33	□ V <sub>CC</sub>
DQ <sub>2</sub>	13	(not to scale)	32	DQ5
DQ3	14		31	DQ4
WE	15		30	V <sub>CAP</sub>
A <sub>5</sub>	16		29	A <sub>14</sub>
A <sub>6</sub>	17		28	A <sub>13</sub>
A <sub>7</sub>	18		27	A <sub>12</sub>
A <sub>8</sub>	19		26	⊐ A <sub>11</sub>
A9 🗖	20		25	☐ A <sub>10</sub>
Xout	21		24	
Xin	22		23	

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	○ 54 - TSOP II (x16) Top View (not to scale)	$\begin{array}{c c} 54 & HSB \\ 53 & A_{18} \\ 52 & A_{17} \\ 51 & A_{16} \\ 50 & A_{15} \\ 49 & OE \\ 48 & BHE \\ 46 & DQ_{15} \\ 48 & BHE \\ 46 & DQ_{15} \\ 45 & DQ_{14} \\ 43 & DQ_{12} \\ 42 & V_{SS} \\ 41 & V_{CC} \\ 40 & DQ_{11} \\ 39 & DQ_{10} \\ 38 & DQ_9 \\ 37 & DQ_8 \\ 36 & V_{CAP} \\ 34 & A_{13} \\ 33 & A_{12} \\ 33 & A_{12} \\ 33 & A_{13} \\ 31 & A_{10} \\ 30 & NC \\ 29 & V_{RTCcap} \\ 28 & V_{R$
--	--	---

<sup>4.</sup> Address expansion for 16-Mbit. NC pin not connected to die.



## **Pin Definitions**

Pin Name	I/O Type	Description
A <sub>0</sub> -A <sub>19</sub>	Input	Address inputs. Used to select one of the 1,048,576 bytes of the nvSRAM for × 8 configuration.
A <sub>0</sub> -A <sub>18</sub>		Address inputs. Used to select one of the 524,288 words of the nvSRAM for × 16 configuration.
DQ <sub>0</sub> -DQ <sub>7</sub>	Input/Output	Bidirectional data I/O lines for × 8 configuration. Used as input or output lines depending on operation.
DQ <sub>0</sub> -DQ <sub>15</sub>		Bidirectional data I/O lines for × 16 configuration. Used as input or output lines depending on operation.
NC	No connect	No connects. This pin is not connected to the die.
WE	Input	Write Enable input, Active LOW. When selected LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip Enable input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌE	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
BHE	Input	Byte High Enable, Active LOW. Controls DQ <sub>15</sub> –DQ <sub>8</sub> .
BLE	Input	Byte Low Enable, Active LOW. Controls DQ7–DQ0.
X <sub>out</sub> <sup>[5]</sup>	Output	Crystal connection. Drives crystal on start up.
X <sub>in</sub> <sup>[5]</sup>	Input	Crystal connection. For 32.768 kHz crystal.
V <sub>RTCcap</sub> <sup>[5]</sup>	Power supply	Capacitor supplied backup RTC supply voltage. Left unconnected if V <sub>RTCbat</sub> is used.
V <sub>RTCbat</sub> <sup>[5]</sup>	Power supply	Battery supplied Backup RTC supply voltage. Left unconnected if V <sub>RTCcap</sub> is used.
INT <sup>[5]</sup>	Output	Interrupt output. Programmable to respond to the clock alarm, the watchdog timer, and the power monitor. Also programmable to either active HIGH (push or pull) or LOW (open drain).
V <sub>SS</sub>	Ground	Ground for the device. Must be connected to ground of the system.
V <sub>CC</sub>	Power supply	Power supply inputs to the device. 3.0 V +20%, -10%.
HSB	Input/Output	Hardware STORE Busy (HSB) Output: Ind <u>icate</u> s busy status of nvSRAM when LOW. After each Hardware and Software STORE operation, HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional). Input: Hardware STORE implemented by pulling this pin LOW externally.
V <sub>CAP</sub>	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.



## **Device Operation**

The CY14B108K/CY14B108M nvSRAM is made up of two functional components paired in the same physical cell. These are a SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations SRAM read and write operations are inhibited. The CY14B108K/CY14B108M supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations. See Truth Table For SRAM Operations on page 28 for a complete description of read and write modes.

### SRAM Read

The <u>CY</u>14B108K/CY14B108M performs a read cycle when CE and OE are LOW, and WE and HSB are HIGH. The address specified on pins  $A_{0-19}$  or  $A_{0-18}$  determines which of the 1,048,576 data bytes or <u>524,288</u> words of 16 bits each are accessed. Byte enables (BHE, BLE) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle 1). If the read is initiated by CE or OE, the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input <u>pins</u>. <u>This</u> remains valid until <u>another address change or until CE or OE is brought HIGH</u>, or WE or HSB is brought LOW.

### **SRAM Write**

A write cycle is performed when  $\overline{CE}$  and  $\overline{WE}$  are LOW and  $\overline{HSB}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{CE}$  or  $\overline{WE}$  goes HIGH at the end of the cycle. The data on the common I/O pins  $DO_{0-15}$  are written into the memory if it is valid for  $t_{SD}$  time before the end of a  $\overline{WE}$  controlled write or before the end of an  $\overline{CE}$  controlled write. The Byte Enable inputs (BHE, BLE) determine which bytes are written, in the case of 16-bit words. Keep  $\overline{OE}$  HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{OE}$  is left LOW, internal circuitry turns off the output buffers  $t_{HZWF}$  after  $\overline{WE}$  goes LOW.

### **AutoStore Operation**

The CY14B108K/CY14B108M stores data to the nvSRAM using one of three storage operations. The<u>se three</u> operations are: Hardware STORE, activated by the HSB; Software STORE, activated by an address sequence; AutoStore, on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B108K/CY14B108M.

During a normal operation, the device draws current from V<sub>CC</sub> to charge a capacitor connected to the V<sub>CAP</sub> pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V<sub>CC</sub> pin drops below V<sub>SWITCH</sub>, the part

automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}.$  A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

**Note** If the capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 9. In case AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.



Figure 2 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. Refer to DC Electrical Characteristics on page 19 for the size of the  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. A pull-up should be placed on WE to hold it inactive during power-up. This pull-up is effective only if the WE signal is tristate during power-up. Many MPUs tristate their controls on power-up. This should be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the WE held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile STOREs, AutoStore, and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place.

## Hardware STORE (HSB) Operation

The CY14B108K/CY14B108M provides the  $\overline{\text{HSB}}$  pin to control and acknowledge the STORE operations. The <u>HSB</u> pin is used to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14B108K/CY14B108M conditionally initiates a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle begins only if a write to the SRAM has taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver (internal 100 k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

**Note** After each Hardware and Software STORE operation HSB is driven HIGH for a short time ( $t_{HHHD}$ ) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.

SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before



the STORE operation is initiated. However, any SRAM write cycles requested after HSB goes LOW are in<u>hibited</u> until HSB returns HIGH. In case the write latch is not set, HSB is not driven LOW by the CY14B108K/CY14B108M. But any SRAM read and write cycles are inhibited until HSB is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is <u>initia</u>ted, the CY14B108K/CY14B108M continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, <u>the</u>nvSRAM memory access is <u>inhibited</u> for  $t_{LZHSB}$  time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

### Hardware RECALL (Power-Up)

During power-up or after any low power condition ( $V_{CC}$ <br/> $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the  $V_{SWITCH}$  on powerup, a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nvSRAM are inhibited.

### Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14B108K/CY14B108M <u>Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.</u>

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8FC0 Initiate STORE cycle

Th<u>e software sequence may be clocked with CE</u> controlled reads or OE controlled reads, with WE kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is activated again for the read and write operation.

### Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, perform the following sequence of CE or OE controlled read operations:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.



#### Table 1. Mode Selection

CE	WE	OE	BHE, BLE <sup>[6]</sup>	A <sub>15</sub> –A <sub>0</sub> <sup>[7]</sup>	Mode	I/O	Power
Н	Х	Х	X	X	Not selected	Output High Z	Standby
L	Н	L	L	Х	Read SRAM	Output data	Active
L	L	Х	L	Х	Write SRAM	Input data	Active
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data Output data Output data Output data Output data Output data	Active <sup>[8]</sup>
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data Output data Output data Output data Output data Output data	Active <sup>[8]</sup>
L	н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output data Output data Output data Output data Output data Output High Z	Active I <sub>CC2</sub> <sup>[8]</sup>
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output data Output data Output data Output data Output data Output High Z	Active <sup>[8]</sup>

Errata: AutoStore Disable feature does not work in the device. For more information, see Errata on page 33.

- BHE and BLE are applicable for × 16 configuration only.
   BHE and BLE are applicable for × 16 configuration only.
   While there are 20 address lines on the CY14B108K (19 address lines on the CY14B108M), only the 13 address lines (A<sub>14</sub>-A<sub>2</sub>) are used to control software modes. The remaining address lines are don't care.
   The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.

- Notes

   9. BHE and BLE are applicable for × 16 configuration only.
- 10. While there are 20 address lines on the CY14B108K (19 address lines on the CY14B108M), only the 13 address lines (A<sub>14</sub>–A<sub>2</sub>) are used to control software modes. Rest of the address lines are don't care.
- 11. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



### Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of  $\overrightarrow{CE}$  or  $\overrightarrow{OE}$  controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8B45 AutoStore Disable

**Note** Errata: AutoStore Disable feature does not work in the device. For more information, see Errata on page 33.

AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (hardware or software) must be issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled and 0x00 written in all cells.

### **Data Protection**

The CY14B108K/CY14B108M protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}$ . If the CY14B108K/CY14B108M is in a write mode (both CE and WE are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{LZHSB}$  (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.



## **Real Time Clock Operation**

### nvTime Operation

The CY14B108K/CY14B108M offers internal registers that contain clock, alarm, watchdog, interrupt, and control functions. RTC registers use the last 16 address locations of the SRAM. Internal double buffering of the clock and timer information registers prevents accessing transitional internal clock data during a read or write operation. Double buffering also circumvents disrupting normal timing counts or the clock acturacy of the internal clock when accessing clock data. Clock and alarm registers store data in BCD format.

RTC functionality is described with respect to CY14B108K in the following sections. The same description applies to CY14B108M, except for the RTC register addresses. The RTC register addresses for CY14B108K range from 0xFFFF0 to 0xFFFFF, while those for CY14B108M range from 0x7FFF0 to 0x7FFFF. Refer to Table 3 on page 15 and Table 4 on page 16 for a detailed Register Map description.

### **Clock Operations**

The clock registers maintain time up to 9,999 years in one-second increments. The time can be set to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions, which are used to set time with a write cycle and to read time with a read cycle. These registers contain the time of day in BCD format. Bits defined as '0' are currently not used and are reserved for future use by Cypress.

### Reading the Clock

The double buffered RTC register structure reduces the chance of reading incorrect data from the clock. Internal updates to the CY14B108K time keeping registers are stopped when the read bit 'R' (in the Flags register at 0xFFFF0) is set to '1' before reading clock data to prevent reading of data in transition. Stopping the register updates does not affect clock accuracy.

When a read sequence of RTC device is initiated, the update of the user timekeeping registers stops and does not restart until a '0' is written to the read bit 'R' (in the Flags register at 0xFFFF0). After the end of read sequence, all the RTC registers are simultaneously updated within 20 ms.

### Setting the Clock

A write access to the RTC device stops updates to the time keeping registers and enables the time to be set when the write bit 'W' (in the Flags register at 0xFFFF0) is set to '1'. The correct day, date, and time is then written into the registers and must be in 24 hour BCD format. The time written is referred to as the "Base Time". This value is stored in nonvolatile registers and used in the calculation of the current time. When the write bit 'W' is cleared by writing '0' to it, the values of timekeeping registers are transferred to the actual clock counters after which the clock resumes normal operation.

If the time written to the timekeeping registers is not in the correct BCD format, each invalid nibble of the RTC registers continue counting to 0xF before rolling over to 0x0 after which RTC resumes normal operation.

**Note** After 'W' bit is set to '0', values written into the timekeeping, alarm, calibration, and interrupt registers are transferred to the RTC time keeping counters in  $t_{RTCp}$  time. These counter values

### **Backup Power**

The RTC in the CY14B108K is intended for permanently powered operation. The V<sub>RTCcap</sub> or V<sub>RTCbat</sub> pin is connected depending on whether a capacitor or battery is chosen for the application. When the primary power, V<sub>CC</sub>, fails and drops below V<sub>SWITCH</sub> the device switches to the backup power supply.

The clock oscillator uses very little current, which maximizes the backup time available from the backup source. Regardless of the clock operation with the primary source removed, the data stored in the nvSRAM is secure, having been stored in the nonvolatile elements when power was lost.

During backup operation, the CY14B108K consumes a  $0.35 \mu A$  (Typ) at room temperature. The user must choose capacitor or battery values according to the application.

**Note**: If a battery is applied to  $V_{RTCbat}$  pin prior to  $V_{CC}$ , the chip will draw high I<sub>BAK</sub> current. This occurs even if the oscillator is disabled. In order to maximize battery life,  $V_{CC}$  must be applied before a battery is applied to  $V_{RTCbat}$  pin.

Backup time values based on maximum current specifications are shown in the following Table 2. Nominal backup times are approximately two times longer.

#### Table 2. RTC Backup Time

Capacitor Value	Backup Time
0.1 F	72 hours
0.47 F	14 days
1.0 F	30 days

Using a capacitor has the obvious advantage of recharging the backup source each time the system is powered up. If a battery is used, a 3 V lithium is recommended and the CY14B108K sources current only from the battery when the primary power is removed. However, the battery is not recharged at any time by the CY14B108K. The battery capacity must be chosen for total anticipated cumulative down time required over the life of the system.

### Stopping and Starting the Oscillator

The OSCEN bit in the calibration register at 0xFFFF8 controls the enable and disable of the oscillator. This bit is nonvolatile and is shipped to customers in the "enabled" (set to '0') state. To preserve the battery life when the system is in storage, OSCEN must be set to '1'. This turns off the oscillator circuit, extending the battery life. If the OSCEN bit goes from disabled to enabled, it takes approximately one second (two seconds maximum) for the oscillator to start.

While system power is off, if the voltage on the backup supply ( $V_{RTCcap}$  or  $V_{RTCbat}$ ) falls below their respective minimum level, the oscillator may fail. The CY14B108K has the ability to detect oscillator failure when system power is restored. This is recorded in the Oscillator Fail Flag (OSCF) of the Flags register at the address 0xFFFF0. When the device is powered on ( $V_{CC}$  goes above  $V_{SWITCH}$ ) the OSCEN bit is checked for the 'enabled' status. If the OSCEN bit is enabled and the oscillator is not active



within the first 5 ms, the OSCF bit is set to '1'. The system must check for this condition and then write '0' to clear the flag.

Note that in addition to setting the OSCF flag bit, the time registers are reset to the 'Base Time', which is the value last written to the timekeeping registers. The control or calibration registers and the OSCEN bit are not affected by the 'oscillator failed' condition.

The value of OSCF must be reset to '0' when the time registers are written for the first time. This initializes the state of this bit which may have become set when the system was first powered on.

To reset OSCF, set the write bit 'W' (in the Flags register at 0xFFFF0) to a '1' to enable writes to the Flags register. Write a '0' to the OSCF bit and then reset the write bit to '0' to disable writes.

### Calibrating the Clock

The RTC is driven by a quartz controlled crystal with a nominal frequency of 32.768 kHz. Clock accuracy depends on the quality of the crystal and calibration. The crystals available in market typically have an error of  $\pm$ 20 ppm to  $\pm$ 35 ppm. However, CY14B108K employs a calibration circuit that improves the accuracy to  $\pm$ 1/–2 ppm at 25 °C. This implies an error of  $\pm$ 2.5 seconds to –5 seconds per month.

The calibration circuit adds or subtracts counts from the oscillator divider circuit to achieve this accuracy. The number of pulses that are suppressed (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in Calibration register at 0xFFFF8. The calibration bits occupy the five lower order bits in the Calibration register. These bits are set to represent any value between '0' and 31 in binary form. Bit D5 is a sign bit, where a '1' indicates positive calibration and a '0' indicates negative calibration. Adding counts speeds the clock up and subtracting counts slows the clock down. If a binary '1' is loaded into the register, it corresponds to an adjustment of 4.068 or -2.034 ppm offset in oscillator error, depending on the sign.

Calibration occurs within a 64-minute cycle. The first 62 minutes in the cycle may, once every minute, have one second shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first two minutes of the 64-minute cycle are modified. If a binary 6 is loaded, the first 12 are affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is, 4.068 or –2.034 ppm of adjustment per calibration step in the Calibration register.

To determine the required calibration, the CAL bit in the Flags register (0xFFFF0) must be set to '1'. This causes the INT pin to toggle at a nominal frequency of 512 Hz. Any deviation measured from the 512 Hz indicates the degree and direction of the required correction. For example, a reading of 512.01024 Hz indicates a +20 ppm error. Hence, a decimal value of -10 (001010b) must be loaded into the Calibration register to offset this error.

**Note** Setting or changing the Calibration register does not affect the test output frequency.

To set or clear CAL, set the write bit 'W' (in the Flags register at 0xFFFF0) to '1' to enable writes to the Flags register. Write a value to CAL, and then reset the write bit to '0' to disable writes.

### Alarm

The alarm function compares user programmed values of alarm time and date (stored in the registers 0xFFFF1-5) with the corresponding time of day and date values. When a match occurs, the alarm internal flag (AF) is set and an interrupt is generated on INT pin if Alarm Interrupt Enable (AIE) bit is set.

There are four alarm match fields – date, hours, minutes, and seconds. Each of these fields has a match bit that is used to determine if the field is used in the alarm match logic. Setting the match bit to '0' indicates that the corresponding field is used in the match process. Depending on the match bits, the alarm occurs as specifically as once a month or as frequently as once every minute. Selecting none of the match bits (all 1s) indicates that no match bits (all 0s) causes an exact time and date match.

There are two ways to detect an alarm event: by reading the AF flag or monitoring the INT pin. The AF flag in the Flags register at 0xFFFF0 indicates that a date or time match has occurred. The AF bit is set to '1' when a match occurs. Reading the Flags register clears the alarm flag bit (and all others). A hardware interrupt pin may also be used to detect an alarm event.

To set, clear or enable an alarm, set the 'W' bit (in Flags Register – 0xFFFF0) to '1' to enable writes to Alarm Registers. After writing the alarm value, clear the 'W' bit back to '0' for the changes to take effect.

**Note** CY14B108K requires the alarm match bit for seconds (bit 'D7' in Alarm-Seconds register 0xFFFF2) to be set to '0' for proper operation of Alarm Flag and Interrupt.

### Watchdog Timer

The watchdog timer is a free running down counter that uses the 32 Hz clock (31.25 ms) derived from the crystal oscillator. The oscillator must be running for the watchdog to function. It begins counting down from the value loaded in the watchdog timer register.

The timer consists of a loadable register and a free running counter. On power-up, the watchdog time out value in register 0xFFFF7 is loaded into the counter load register. Counting begins on power-up and restarts from the loadable value any time the watchdog strobe (WDS) bit is set to '1'. The counter is compared to the terminal value of '0'. If the counter reaches this value, it causes an internal flag and an optional interrupt output. You can prevent the time out interrupt by setting WDS bit to '1' prior to the counter reaching '0'. This causes the counter to reload with the watchdog time out value and to be restarted. As long as the user sets the WDS bit prior to the counter reaching the terminal value, the interrupt and WDT flag never occur.

New time out values are written by setting the watchdog write bit to '0'. When the WDW is '0', new writes to the watchdog time out value bits D5-D0 are enabled to modify the time out value. When WDW is '1', writes to bits D5–D0 are ignored. The WDW function enables a user to set the WDS bit without concern that the watchdog timer value is modified. A logical diagram of the watchdog timer is shown in Figure 3. Note that setting the watchdog time out value to '0' disables the watchdog function.

The output of the watchdog timer is the flag bit WDF that is set if the watchdog is allowed to time out. If the watchdog interrupt enable (WIE) bit in the interrupt register is set, a hardware interrupt on INT pin is also generated on watchdog timeout. The



flag and the hardware interrupt are both cleared when user reads the flags registers.

### Figure 3. Watchdog Timer Block Diagram



### **Power Monitor**

The CY14B108K provides a power management scheme with power fail interrupt capability. It also controls the internal switch to backup power for the clock and protects the memory from low  $V_{CC}$  access. The power monitor is based on an internal band gap reference circuit that compares the  $V_{CC}$  voltage to  $V_{SWITCH}$  threshold.

As described in the section AutoStore Operation on page 6, when V<sub>SWITCH</sub> is reached as V<sub>CC</sub> decays from power loss, a data STORE operation is initiated from SRAM to the nonvolatile elements, securing the last SRAM data state. Power is also switched from V<sub>CC</sub> to the backup supply (battery or capacitor) to operate the RTC oscillator.

When operating from the backup source, read and write operations to nvSRAM are inhibited and the RTC functions are not available to the user. The RTC clock continues to operate in the background. The updated RTC time keeping registers data are available to the user after  $V_{CC}$  is restored to the device (see AutoStore/Power-Up RECALL on page 25).

### Interrupts

The CY14B108K has flags register, interrupt register, and interrupt logic that can signal interrupt to the microcontroller. There are three potential sources for interrupt: watchdog timer, power monitor, and alarm timer. Each of these can be individually enabled to drive the INT pin by appropriate setting in the Interrupt register (0xFFFF6). In addition, each has an associated flag bit in the flags register (0xFFFF0) that the host processor uses to determine the cause of the interrupt. The INT pin driver has two bits that specify its behavior when an interrupt occurs.

An interrupt is raised only if both a flag is raised by one of the three sources and the respective interrupt enable bit in interrupts register is enabled (set to '1'). After an interrupt source is active, two programmable bits, H/L and P/L, determine the behavior of the output pin driver on INT pin. These two bits are located in the interrupt register and can be used to drive level or pulse mode output from the INT pin. In pulse mode, the pulse width is internally fixed at approximately 200 ms. This mode is intended to reset a host microcontroller. In the level mode, the pin goes to its active polarity until the flags register is read by the user. This

mode is used as an interrupt to a host microcontroller. The control bits are summarized in the following section.

Interrupts are only generated while working on normal power and are not triggered when system is running in backup power mode.

**Note** CY14B108K generates valid interrupts only after the Power-up RECALL sequence is completed. All events on INT pin must be ignored for  $t_{HRECALL}$  duration after powerup.

### **Interrupt Register**

**Watchdog Interrupt Enable (WIE)**. When set to '1', the watchdog timer drives the INT pin and an internal flag when a watchdog time out occurs. When WIE is set to '0', the watchdog timer only affects the WDF flag in flags register.

Alarm Interrupt Enable (AIE). When set to '1', the alarm match drives the INT pin and an internal flag. When AIE is set to '0', the alarm match only affects the AF flags register.

**Power Fail Interrupt Enable (PFE)**. When set to '1', the power fail monitor drives the pin and an internal flag. When PFE is set to '0', the power fail monitor only affects the PF flag in flags register.

**High/Low (H/L)**. When set to a '1', the INT pin is active HIGH and the driver mode is push pull. The INT pin drives HIGH only when  $V_{CC}$  is greater than  $V_{SWITCH}$ . When set to a '0', the INT pin is active LOW and the drive mode is open drain. The INT pin must be pulled up to Vcc by a 10 k resistor while using the interrupt in active LOW mode.

**Pulse/Level (P/L)**. When set to a '1' and an interrupt occurs, the INT pin is driven for approximately 200 ms. When P/L is set to a '0', the INT pin is driven HIGH or LOW (determined by H/L) until the flags register is read.

When an enabled interrupt source activates the INT pin, an external host reads the flags registers to determine the cause. Remember that all flags are cleared when the register is read. If the INT pin is programmed for Level mode, then the condition clears and the INT pin returns to its inactive state. If the pin is programmed for pulse mode, then reading the flag also clears the flag and the pin. The pulse does not complete its specified duration if the flags register is read. If the INT pin is used as a host reset, the flags register is not read during a reset.

### **Flags Register**

The flags register has three flag bits: WDF, AF, and PF, which can be used to generate an interrupt. These flags are set by the watchdog timeout, alarm match, or power fail monitor respectively. The processor can either poll this register or enable interrupts when a flag is set. These flags are automatically reset when the register is read. The flags register is automatically loaded with the value 0x00 on power-up (except for the OSCF bit. See Stopping and Starting the Oscillator on page 10).



### Figure 4. Interrupt Block Diagram



WDF - Watchdog Timer Flag WIE - Watchdog Interrupt Enable PF - Power Fail Flag PFE - Power Fail Enable AF - Alarm Flag AIE - Alarm Interrupt Enable P/L - Pulse Level H/L - High/Low

### **RTC External Components**

The RTC requires connecting an external 32.768 kHz crystal and  $C_1$ ,  $C_2$  load capacitance as shown in the Figure 5. The figure shows the recommnded RTC external component values. The load capacitances  $C_1$  and  $C_2$  are inclusive of parasitic of the printed circuit board (PCB). The PCB parasitic includes the capacitance due to land pattern of crystal pads/pins,  $X_{in}/X_{out}$  pads and copper traces connecting crystal and device pins.





**Recommended Values** 

 $Y_1 = 32.768 \text{ KHz} (12.5 \text{ pF})$  $C_1 = 12 \text{ pF}$  $C_2 = 69 \text{ pF}$ 

**Note:** The recommended values for C1 and C2 include board trace capacitance.

#### Note

12. For nonvolatile static random access memory (nvSRAM) real time clock (RTC) design guidelines and best practices, see application note AN61546.



## PCB Design Considerations for RTC

RTC crystal oscillator is a low current circuit with high impedance nodes on their crystal pins. Due to lower timekeeping current of RTC, the crystal connections are very sensitive to noise on the board. Hence it is necessary to isolate the RTC circuit from other signals on the board.

It is also critical to minimize the stray capacitance on the PCB. Stray capacitances add to the overall crystal load capacitance and therefore cause oscillation frequency errors. Proper bypassing and careful layout are required to achieve the optimum RTC performance.

### Layout requirements

The board layout must adhere to (but not limited to) the following guidelines during routing RTC circuitry. Following these guidelines help you achieve optimum performance from the RTC design.

It is important to place the crystal as close as possible to the X<sub>in</sub> and X<sub>out</sub> pins. Keep the trace lengths between the crystal and RTC equal in length and as short as possible to reduce the probability of noise coupling by reducing the length of the antenna.

- Keep X<sub>in</sub> and X<sub>out</sub> trace width lesser than 8 mils. Wider trace width leads to larger trace capacitance. The larger these bond pads and traces are, the more likely it is that noise can couple from adjacent signals.
- Shield the X<sub>in</sub> and X<sub>out</sub> signals by providing a guard ring around the crystal circuitry. This guard ring prevents noise coupling from neighboring signals.
- Take care while routing any other high speed signal in the vicinity of RTC traces. The more the crystal is isolated from other signals on the board, the less likely it is that noise is coupled into the crystal. Maintain a minimum of 200 mil separation between the X<sub>in</sub>, X<sub>out</sub> traces and any other high speed signal on the board.
- No signals should run underneath crystal components on the same PCB layer.
- Create an isolated solid copper plane on adjacent PCB layer and underneath the crystal circuitry to prevent unwanted noise coupled from traces routed on the other signal layers of the PCB. The local plane should be separated by at least 40 mils from the neighboring plane on the same PCB layer. The solid plane should be in the vicinity of RTC components only and its perimeter should be kept equal to the guard ring perimeter. Figure 6 shows the recommended layout for RTC circuit.



Figure 6. Recommended Layout for RTC



## Table 3. RTC Register Map [13]

Reg	ister			BC	D Format D	ata <sup>[14]</sup>		Eurotion/Bongo				
CY14B108K	CY14B108M	D7	D6	D5	D4	D3	D2	D1	D0	Function/Range		
0xFFFFF	0x7FFFF		10s	years			Yea	rs		Years: 00–99		
0xFFFFE	0x7FFFE	0	0	0	10s months		Mont	hs		Months: 01–12		
0xFFFFD	0x7FFFD	0	0	10s day	of month		Day of r	nonth		Day of month: 01–31		
0xFFFFC	0x7FFFC	0	0	0	0	0	Da	y of wee	k	Day of week: 01–07		
0xFFFFB	0x7FFFB	0	0	10s	hours		Hou	rs		Hours: 00–23		
0xFFFFA	0x7FFFA	0		10s minute	S		Minu	tes		Minutes: 00–59		
0xFFFF9	0x7FFF9	0	1	0s second	seconds Seconds Second		Seconds		Seconds: 00–59			
0xFFFF8	0x7FFF8	OSCEN (0)	0	Cal sign (0)		Calibration (00000)		Calibration values [15]				
0xFFFF7	0x7FFF7	WDS (0)	WDW (0)		WDT (000000)				Watchdog <sup>[15]</sup>			
0xFFFF6	0x7FFF6	WIE (0)	AIE (0)	PFE (0)	0	H/L (1)	P/L (0)	0	0	Interrupts <sup>[15]</sup>		
0xFFFF5	0x7FFF5	M (1)	0	10s ala	irm date		Alarm	day		Alarm, day of month: 01–31		
0xFFFF4	0x7FFF4	M (1)	0	10s alaı	rm hours		Alarm h	nours		Alarm, hours: 00–23		
0xFFFF3	0x7FFF3	M (1)	10s	alarm minutes		10s alarm minutes		Alarm minutes		Alarm minutes		Alarm, minutes: 00–59
0xFFFF2	0x7FFF2	M (1)	10s	alarm seco	onds	Alarm, seconds		Alarm, seconds: 00–59				
0xFFFF1	0x7FFF1		10s ce	enturies			Centuries			Centuries: 00–99		
0xFFFF0	0x7FFF0	WDF	AF	PF	OSCF <sup>[16]</sup>	0	CAL (0)	W (0)	R (0)	Flags <sup>[15]</sup>		

Notes

13. Upper Byte D<sub>15</sub>-D<sub>8</sub> (CY14B108M) of RTC registers are reserved for future use. 14. () designates values shipped from the factory. 15. This is a binary value, not a BCD value.

16. When the user resets OSCF flag bit, the flags register will be updated after  $t_{RTCp}$  time.



### Table 4. Register Map Detail

Reg	ister	Description									
CY14B108K	CY14B108M	Description									
	0~75555	Time Keeping - Years									
0xFFFFF	0x7FFFF	D7	D6	D5	D4	D3	D2	D1	D0		
			10s	years			Ye	ears			
		upper nibb		BCD digits of contains the s 0–99.							
					Time Keepi	ng - Months	;				
0xFFFFE	0x7FFFE	D7	D6	D5	D4	D3	D2	D1	D0		
		0	0	0	10s month		Mc	onths			
	1	from 0 to 9	he BCD digit ); upper nibb ister is 1–12	s of the month ble (one bit) c	ontains the u	pper digit ar	contains the nd operates	lower digit a from 0 to 1.	nd operate The range		
0xFFFFD	0x7FFFD			•	Time Keep						
•	• • • • • • •	D7	D6	D5	D4	D3	D2	D1	D0		
		0	0	10s day	of month		Day o	of month			
		and opera	tes from 0 to	ts for the date 9; upper nib ster is 1–31. L	ble (two bits)	contains the	e 10s digit ai	nd operates			
0xFFFFC	0x7FFFC		-		Time Keep	oing - Day					
UXI I I U	0,,,,,,,,	D7	D6	D5	D4	D3	D2	D1	D0		
		0	0	0	0	0		Day of wee	k		
		a ring cour	nter that cou	s) contains a nts from 1 to y is not integi	7 then return:	s to 1. The u					
0xFFFFB	0x7FFFB				Time Keep	ing - Hours					
VAFFFFB	VX/FFFB	D7	D6	D5	D4	D3	D2	D1	D0		
		0	0	10s	nours		Ho	ours	•		
		digit and o	perates from	ue of hours in n 0 to 9; uppe ne register is	r nibble (two						
0xFFFFA	0x7FFFA				Time Keepir	ng - Minutes	5				
VALLER	VAILLE	D7	D6	D5	D4	D3	D2	D1	D0		
		0		10s minutes	;		Mir	nutes	•		
		from 0 to 9	); upper nibb	ie of minutes. ble (three bits ster is 0–59.							
	0x7FFF9	1		-	Time Keepin	g - Second	S				
0xFFFF9	UX/FFF9	D7	D6	D5	D4	D3	D2	D1	D0		
		0		10s seconds	5	1	Sec	conds	1		
		from 0 to 9		e of seconds le (three bits) 59.							



### Table 4. Register Map Detail (continued)

	ister	Description								
CY14B108K	CY14B108M									
0xFFFF8	0x7FFF8			Calibration/Control						
		D7	D6	D5	D4	D3	D2	D1	D0	
		OSCEN	0	Calibration sign			Calibration			
OSC	CEN			en set to 1, the saves batter				), the oscilla	tor runs.	
Calibrat	ion Sign	Determine the time-ba		ation adjustm	ent is applied	l as an addit	ion (1) to or a	as a subtrac	tion (0) fro	
Calib	ration	These five	bits control	the calibratio	n of the clock					
0xFFFF7	0x7FFF7				WatchDo	g Timer				
VAFFFF	<b>UX</b> /FFF/	D7	D6	D5	D4	D3	D2	D1	D0	
		WDS	WDW			W	ЭТ		•	
W	DS	'0' has no	effect. The b	ing this bit to bit is cleared a t always retur	utomatically	id restarts th after the wa	ne watchdog atchdog time	timer. Setti er is reset. T	ng the bit he WDS b	
W	W	(D5–D0). T Setting this	his allows the bit to 0 allo	e. Setting this ne user to set ows bits D5–D function is e	the watchdog 0 to be writte	g strobe bit v en to the wa	without distu tchdog regis	rbing the tin ster when th	neout valu e next wri	
W	Т	register. It 31.25 ms (	represents a a setting of	ection. The wa a multiplier of 1) to 2 second se bits can be	the 32 Hz co ds (setting of	unt (31.25 r 3 Fh). Settii	ns). The ran	nge of timeo ndog timer re	ut value is egister to '	
					nterrupt Sta	tus/Contro	I			
0xFFFF6	0x7FFF6	D7	D6	D5	D4	D3	D2	D1	D0	
		WIE	AIE	PFE	0	H/L	P/L	0	0	
W	IE			able. When so the WDF flag						
А	E	Alarm interrupt enable. When set to '1', the alarm match drives the INT pin and the AF flag. W set to '0', the alarm match only affects the AF flag.					<sup>-</sup> flag. Whe			
PI	E		Power fail enable. When set to '1', the power fail monitor drives the INT pin and the PF flag. Whe set to '0', the power fail monitor affects only the PF flag.							
(	)	Reserved	for future us	е						
Н	/L	High/Low. When set to '1', the INT pin is driven active HIGH. When set drain, active LOW.				When set to	o '0', the INT	pin is ope		
P	/L	for approx	el. When set mately 200 igs register i	to '1', the INT ms. When sei is read.	pin is driven a to '0', the IN	active (deter T pin is driv	mined by H/I en to an act	L) by an inte ive level (as	rrupt sour s set by H/	
0xFFFF5	0x7FFF5				Alarm	- Day				
<b>.</b>	••••••	D7	D6	D5	D4	D3	D2	D1	D0	
		М	0	10s ala				n date		
		Contains tl value.	ne alarm val	ue for the date	e of the month	h and the m	ask bit to sel	lect or dese	lect the da	
Ν	Л			set to '0', the uit to ignore th			e alarm mat	ch. Setting	this bit to '	



## Table 4. Register Map Detail (continued)

	ister				Descri	ntion			
CY14B108K	CY14B108M	Description Alarm - Hours							
0xFFFF4	0x7FFF4								
-		D7	D6	D5	D4	D3	D2	D1	D0
		M	0		m hours			n hours	
					urs and the m				
Ν	И 				hours value he hours value	e.	ie alarm ma	tch. Setting f	this bit to '
0xFFFF3	0x7FFF3				Alarm - N				
		D7	D6	D5	D4	D3	D2	D1	D0
		М		s alarm minu				minutes	
-	-				utes and the				
Ν	M				e minutes valu e the minutes		n the alarm r	natch. Settir	ng this bit
0xFFFF2	0x7FFF2				Alarm - S	econds	-		
•	•	D7	D6	D5	D4	D3	D2	D1	D0
		М		s alarm seco				seconds	
		Contains the	ne alarm valu	ue for the seco	onds and the r	nask bit to s	elect or des	elect the sec	onds' valu
Ν	M				e seconds value seconds value the seconds		n the alarm r	match. Settir	ng this bit
0xFFFF1	0x7FFF1			Т	ime Keeping	- Centurie	S		
	0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	D7	D6	D5	D4	D3	D2	D1	D0
			10s c	enturies			Cen	ituries	
		Contains to to 9; upper 0-99 centu	r nibble conta	e of centuries ains the uppe	s. Lower nibb r digit and op	le contains erates from	the lower di 0 to 9. The	git and oper range for the	ates from e register
0xFFFF0	0x7FFF0				Flag	gs			
		D7	D6	D5	D4	D3	D2	D1	D0
		WDF	AF	PF	OSCF	0	CAL	W	R
W	DF	Watchdog timer flag. This read only bit is set to '1' when the watchdog timer is allowed to reach 0 without being reset by the user. It is cleared to '0' when the flags register is read or on power-u							
А	F				o '1' when the 0. It is cleared				
Р	۶F	Power fail V <sub>SWITCH</sub> . I	flag. This reated t	ad only bit is to '0' when th	set to '1' whe e flags registe	n power fall er is read or	ls below the on power-u	power fail th	nreshold
VSWITCH.         It is cleared to '0' when the flags register is read or on power-up.           OSCF         Oscillator fail flag. Set to '1' on power-up if the oscillator is enabled and not runr 5 ms of operation. This indicates that RTC backup power failed and clock value is This bit survives the power cycle and is never cleared internally by the chip. The for this condition and write '0' to clear this flag. When user resets OSCF flag bit, updated after t <sub>RTCp</sub> time.			not running i value is no l ip. The user	onger vali must cheo					
C	AL	Calibration	n mode. Whe	en set to '1', a	512 Hz squa ration. This b	ire wave is o it defaults to	output on th o 0 (disable	e INT pin. W d) on power-	/hen set to ·up.
W Write enable: Setting the 'W' bit to '1' freezes updates of the RTC reg write to RTC registers, alarm registers, calibration register, interrupt r Setting the 'W' bit to '0' causes the contents of the RTC registers to b keeping counters if the time has changed. This transfer process take This bit defaults to 0 on power-up.				nterrupt registers to be to	ster and flag ransferred to	s register. the time			
F	२	are not see	en during the	e reading pro	ops clock upda cess. Set 'R' l juire 'W' bit to	oit to '0' to re	esume clock	<ul> <li>updates to</li> </ul>	the holdin



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Maximum accumulated storage time
At 150 °C ambient temperature 1000 h
At 85 °C ambient temperature 20 Years
Maximum junction temperature 150 °C
Supply voltage on $V_{CC}$ relative to $V_{SS}$ –0.5 V to 4.1 V
Voltage applied to outputs
in High Z state $-0.5 \text{ V}$ to V <sub>CC</sub> + 0.5 V
Input voltage–0.5 V to $V_{CC}$ + 0.5 V

Transient voltage (< 20 ns) on any pin to ground potential2.0 V to $V_{CC}$ + 2.0 V
Package power dissipation capability ( $T_A = 25^{\circ}C$ )
Surface mount Pb soldering temperature (3 Seconds)+260 °C
DC output current (1 output at a time, 1s duration) 15 mA
Static discharge voltage (per MIL-STD-883, Method 3015) > 2001 V
Latch up current > 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

## **DC Electrical Characteristics**

### Over the Operating Range

Parameter	Description	Test Conditions	Min	<b>Typ</b> <sup>[17]</sup>	Max	Unit
V <sub>CC</sub>	Power supply		2.7	3.0	3.6	V
I <sub>CC1</sub>	Average V <sub>CC</sub> current	$t_{RC}$ = 25 ns $t_{RC}$ = 45 ns Values obtained without output loads (I <sub>OUT</sub> = 0 mA)	-	-	75 57	mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> current during STORE	All inputs don't care, $V_{CC}$ = Max. Average current for duration $t_{STORE}$	-	-	20	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> current at t <sub>RC</sub> = 200 ns, V <sub>CC(Typ)</sub> , 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads $(I_{OUT} = 0 \text{ mA}).$	-	40	-	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs don't care. Average current for duration ${\rm t}_{\rm STORE}$	-	-	10	mA
I <sub>SB</sub>	V <sub>CC</sub> standby current	$\label{eq:central_constraint} \begin{split} \overline{CE} &\geq (V_{CC} - 0.2 \ V). \\ V_{IN} &\leq 0.2 \ V \ or \geq (V_{CC} - 0.2 \ V). \\ W \ bit \ set \ to `0`. \ Standby \ current \ level \ after \ nonvolatile \ cycle \ is \ complete. \\ Inputs \ are \ static. \ f = 0 \ MHz. \end{split}$	_	_	10	mA
I <sub>IX</sub> <sup>[18]</sup>	Input leakage current (except HSB)	$V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$	-2	-	+2	μΑ
	Input leakage current (for HSB)	$V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$	-200	-	+2	μA
I <sub>OZ</sub>	Off state output leakage current		-2	_	+2	μΑ
V <sub>IH</sub>	Input HIGH voltage		2.0	-	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage		V <sub>SS</sub> – 0.5	-	0.8	V
V <sub>OH</sub>	Output HIGH voltage	I <sub>OUT</sub> = –2 mA	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OUT</sub> = 4 mA	_	_	0.4	V

Notes

17. Typical values are at 25 °C, V<sub>CC</sub>= V<sub>CC(Typ)</sub>. Not 100% tested.
 18. The HSB pin has I<sub>OUT</sub> = -2 uA for V<sub>OH</sub> of 2.4 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.



## DC Electrical Characteristics (continued)

### Over the Operating Range

Parameter	Description	Test Conditions	Min	<b>Typ</b> <sup>[17]</sup>	Max	Unit
V <sub>CAP</sub> <sup>[19]</sup>	Storage capacitor	Between $V_{CAP}$ pin and $V_{SS}$ , 5 V rated	122	150	360	μF
V <sub>VCAP</sub> <sup>[20, 21]</sup>	Maximum voltage driven on $V_{\mbox{CAP}}$ pin by the device	V <sub>CC</sub> = Max	-	-	V <sub>CC</sub>	V

## **Data Retention and Endurance**

Over the Operating Range

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
NV <sub>C</sub>	Nonvolatile STORE operations	1,000	К

## Capacitance

Parameter <sup>[21]</sup>	Description	Test Conditions	Мах	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(Typ)}$	14	pF
C <sub>OUT</sub>	Output capacitance		14	pF

## **Thermal Resistance**

Parameter <sup>[21]</sup>	Description	Test Conditions	44-pin TSOP II	54-pin TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (Junction to ambient)	Test conditions follow standard test methods and procedures for	45.3	44.22	°C/W
$\Theta^{JC}$	Thermal resistance (Junction to case)	measuring thermal impedance, in accordance with EIA/JESD51.	5.2	8.26	°C/W

Notes
 19. Min V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V<sub>CAP</sub> value guarantees that the capacitor on V<sub>CAP</sub> is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note AN43593 for more details on V<sub>CAP</sub> options.
 20. Maximum voltage on V<sub>CAP</sub> pin (V<sub>VCAP</sub>) is provided for guidance when choosing the V<sub>CAP</sub> capacitor. The voltage rating of the V<sub>CAP</sub> capacitor across the operating temperature range should be higher than the V<sub>VCAP</sub> voltage.
 21. These parameters are guaranteed by design and are not tested.



## **AC Test Loads**

Figure 7. AC Test Loads



## **AC Test Conditions**

Input pulse levels0 V	′ to 3 V
Input rise and fall times (10%–90%)	<u>&lt;</u> 3 ns
Input and output timing reference levels	1.5 V

## **RTC Characteristics**

Over the Operating Range

Parameters	Description		Min	<b>Typ</b> <sup>[22]</sup>	Max	Units
V <sub>RTCbat</sub>	RTC battery pin voltage		1.8	3.0	3.6	V
I <sub>BAK</sub> [23]	RTC backup current	T <sub>A</sub> (Min)	-	-	0.35	μA
	(Refer Figure 5 for the recommended external componets for RTC)	25 °C	-	0.35	-	μA
		T <sub>A</sub> (Max)	-	-	0.5	μA
V <sub>RTCcap</sub> <sup>[24]</sup>	RTC capacitor pin voltage	T <sub>A</sub> (Min)	1.6	-	3.6	V
		25 °C	1.5	3.0	3.6	V
		T <sub>A</sub> (Max)	1.4	-	3.6	V
tOCS	RTC oscillator time to start		-	1	2	sec
t <sub>RTCp</sub>	RTC processing time from end of 'W' bit set to '0'		_	-	350	μS
R <sub>BKCHG</sub>	RTC backup capacitor charge current-limiting resistor		350	_	850	Ω

- 22. Typical values are at 25 °C, V<sub>CC</sub> = V<sub>CC(Typ)</sub>. Not 100% tested.
   23. From either V<sub>RTCcap</sub> or V<sub>RTCbat</sub>.
   24. If V<sub>RTCcap</sub> > 0.5 V or if no capacitor is connected to V<sub>RTCcap</sub> pin, the oscillator starts in t<sub>OCS</sub> time. If a backup capacitor is connected and V<sub>RTCcap</sub> < 0.5 V, the capacitor must be allowed to charge to 0.5 V for oscillator to start.</li>



## **AC Switching Characteristics**

### Over the Operating Range

Parameters <sup>[25]</sup>			25	ns	45 ns		
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Unit
SRAM Read Cy	vcle	•			•		•
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	-	25	-	45	ns
t <sub>RC</sub> <sup>[26]</sup>	t <sub>RC</sub>	Read cycle time	25	_	45	-	ns
t <sub>AA</sub> <sup>[27]</sup>	t <sub>AA</sub>	Address access time	-	25	-	45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output enable to data valid	-	12	-	20	ns
t <sub>OHA</sub> [27]	t <sub>OH</sub>	Output hold after address change	3	_	3	-	ns
t <sub>LZCE</sub> [20, 29]	t <sub>LZ</sub>	Chip enable to output active	3	-	3	-	ns
t <sub>HZCE</sub> <sup>[28, 29]</sup>	t <sub>HZ</sub>	Chip disable to output inactive	-	10	-	15	ns
t <sub>1 ZOF</sub> <sup>[28, 29]</sup>	t <sub>OLZ</sub>	Output enable to output active	0	-	0	-	ns
t <sub>HZOF</sub> <sup>[28, 29]</sup>	t <sub>OHZ</sub>	Output disable to output inactive	-	10	-	15	ns
t <sub>PU</sub> <sup>[28]</sup>	t <sub>PA</sub>	Chip enable to power active	0	-	0	-	ns
t <sub>PD</sub> <sup>[28]</sup>	t <sub>PS</sub>	Chip disable to power standby	-	25	-	45	ns
t <sub>DBE</sub>	-	Byte enable to data valid	-	12	-	20	ns
t <sub>LZBE</sub> <sup>[28]</sup>	-	Byte enable to output active	0	-	0	-	ns
t <sub>HZBE</sub> <sup>[28]</sup>	-	Byte disable to output inactive	-	10	-	15	ns
SRAM Write Cy	cle	·					
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	25	-	45	-	ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write pulse width	20	-	30	-	ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	20	-	30	-	ns
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	10	-	15	-	ns
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	-	0	-	ns
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	20	-	30	-	ns
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	-	0	-	ns
t <sub>HA</sub>	t <sub>WR</sub>	Address hold after end of write	0	_	0	-	ns
t <sub>HZWE</sub> <sup>[28, 29, 30]</sup>	t <sub>WZ</sub>	Write enable to output disable	-	10	-	15	ns
t <sub>LZWE</sub> <sup>[28, 29]</sup>	t <sub>OW</sub>	Output active after end of write	3	_	3	-	ns
t <sub>BW</sub>	-	Byte enable to end of write	20	-	30	-	ns

## **Switching Waveforms**





- Notes
  25. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified <u>lou/loH</u> and load capacitance shown in Figure 7 on page 21.
  26. WE must be HIGH during SRAM read cycles.
  27. Device is continuously selected with CE, OE and BHE / BLE LOW.
  28. These parameters are only guaranteed by design and are not tested.
  29. Measured ±200 mV from steady state output voltage.
  30. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.
  31. HSB must remain HIGH during Read and Write cycles.



## Switching Waveforms (continued)









- Notes 32. <u>BHE</u> and <u>BLE</u> are applicable for × 16 configuration only. 33. <u>WE</u> must be HIGH during SRAM read cycles. 34. <u>HSB</u> must remain HI<u>GH</u> during read and write cycles. 35. <u>If WE is L</u>OW when CE goes LOW, the outputs remain in the high impedance state. 36. CE or WE must be ≥ V<sub>IH</sub> during address transitions.



## Switching Waveforms (continued)



## Figure 12. SRAM Write Cycle 3 (BHE and BLE Controlled) [ 38, 39, 40, 41, 42]

(Not applicable for RTC register writes)



- 37. BHE and BLE are applicable for × 16 configuration only.
   38. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.
   39. HSB must remain HIGH during read and write cycles.

- 40. CE or WE must be  $\geq$  V<sub>IH</sub> during address transitions. 41. While there are 19 address lines on the CY14B108K (18 address lines on the CY14B108M), only 13 address lines (A<sub>14</sub>-A<sub>2</sub>) are used to control software modes. The remaining address lines are don't care.
- 42. Only CE and WE controlled writes to RTC registers are allowed. BLE pin must be held LOW before CE or WE pin goes LOW for writes to RTC register.



## AutoStore/Power-Up RECALL

### Over the Operating Range

Parameter	Description	CY14B108K	CY14B108M	Unit
Parameter	Description	Min	Max	Unit
t <sub>HRECALL</sub> <sup>[43]</sup>	Power-Up RECALL duration	-	20	ms
t <sub>STORE</sub> <sup>[44]</sup>	STORE cycle duration	-	8	ms
t <sub>DELAY</sub> <sup>[45]</sup>	Time allowed to complete SRAM write cycle	-	25	ns
V <sub>SWITCH</sub>	Low voltage trigger level	-	2.65	V
t <sub>VCCRISE</sub> <sup>[46]</sup>	V <sub>CC</sub> rise time	150	-	μS
V <sub>HDIS</sub> <sup>[46]</sup>	HSB output disable voltage	-	1.9	V
t <sub>LZHSB</sub> <sup>[46]</sup>	HSB to output active time	-	5	μS
t <sub>HHHD</sub> <sup>[46]</sup>	HSB high active time		500	ns

## **Switching Waveforms**

Figure 13. AutoStore or Power-Up RECALL [47]



<sup>A3. t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.
44. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
45. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.
46. These parameters are only guaranteed by design and are not tested.
47. Read and Write cycles are ignored <u>during</u> STORE, RE<u>CALL</u>, and while V<sub>CC</sub> is below V<sub>SWITCH</sub>.
48. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.</sup> 



## Software Controlled STORE and RECALL Cycle

### Over the Operating Range

Parameter <sup>[49, 50]</sup>	Description	25 ns		45 ns		Unit
Falameter	Description	Min	Max	Min	Max	Unit
t <sub>RC</sub>	STORE/RECALL initiation cycle time	25	-	45	-	ns
t <sub>SA</sub>	Address setup time	0	-	0	-	ns
t <sub>CW</sub>	Clock pulse width	20	-	30	-	ns
t <sub>HA</sub>	Address hold time	0	-	0	-	ns
t <sub>RECALL</sub>	RECALL duration	-	200	-	200	μs
t <sub>SS</sub> <sup>[51, 52]</sup>	Soft sequence processing time	-	100	-	100	μS

## **Switching Waveforms**



- 49. The software sequence is clocked with CE controlled or OE controlled reads.
- 50. The six consecutive addresses must be read in the order listed in Table 1. WE must be HIGH during all six consecutive cycles.
- 51. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command.
- 52. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.
- 53. DQ output data at the sixth read may be invalid since the output is disabled at  $t_{\text{DELAY}}$  time.



## Hardware STORE Cycle

### Over the Operating Range

Parameter	Description	CY14B108K	Unit	
Parameter	Description	Min	Max	Unit
t <sub>DHSB</sub>	HSB to output active time when write latch not set	-	25	ns
t <sub>PHSB</sub>	Hardware STORE pulse width	15	-	ns

## **Switching Waveforms**







#### Notes

54. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.

55. This is the amount of time it takes to take action on a soft sequence command. V<sub>CC</sub> power must remain HIGH to effectively register command. 56. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.



## **Truth Table For SRAM Operations**

HSB should remain HIGH for SRAM Operations.

### Table 5. Truth Table for × 8 Configuration

CE	WE	OE	Inputs and Outputs <sup>[57]</sup>	Mode	Power
Н	Х	Х	High Z	Deselect/Power-down	Standby
L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> );	Read	Active
L	Н	Н	High Z	Output disabled	Active
L	L	Х	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> );	Write	Active

### Table 6. Truth Table for × 16 Configuration

CE	WE	OE	BHE <sup>[58]</sup>	<b>BLE</b> <sup>[58]</sup>	Inputs and Outputs <sup>[57]</sup>	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby
L	Х	Х	Н	Н	High Z	Output disabled	Active
L	Н	L	L	L	Data out (DQ <sub>0</sub> –DQ <sub>15</sub> )	Read	Active
L	Н	L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Read	Active
L	Н	L	L	Н	Data out (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Read	Active
L	Н	Н	L	L	High Z	Output disabled	Active
L	Н	Н	Н	L	High Z	Output disabled	Active
L	Н	Н	L	Н	High Z	Output disabled	Active
L	L	Х	L	L	Data in (DQ <sub>0</sub> –DQ <sub>15</sub> )	Write	Active
L	L	Х	Н	L	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> ); DQ <sub>8</sub> –DQ <sub>15</sub> in High Z	Write	Active
L	L	х	L	Н	Data in (DQ <sub>8</sub> –DQ <sub>15</sub> ); DQ <sub>0</sub> –DQ <sub>7</sub> in High Z	Write	Active

Notes

57. <u>Data</u> DQ<sub>0</sub>–DQ<sub>7</sub> for × 8 configuration and Data DQ<sub>0</sub>–DQ<sub>15</sub> for × 16 configuration. 58. BHE and BLE are applicable for × 16 configuration only.



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B108K-ZS25XIT	51-85087	44-pin TSOPII	Industrial
	CY14B108K-ZS25XI	51-85087	44-pin TSOPII	
	CY14B108M-ZSP25XIT	51-85160	54-pin TSOPII	
	CY14B108M-ZSP25XI	51-85160	54-pin TSOPII	
45	CY14B108K-ZS45XIT	51-85087	44-pin TSOPII	
	CY14B108K-ZS45XI	51-85087	44-pin TSOPII	
	CY14B108M-ZSP45XIT	51-85160	54-pin TSOPII	
	CY14B108M-ZSP45XI	51-85160	54-pin TSOPII	

All the above parts are Pb-free.

## **Ordering Code Definitions**

## CY 14 B 108 K - ZSP 25 X I T





## Package Diagrams





51-85087 \*E



## Package Diagrams (continued)





51-85160 \*E



## Acronyms

Acronym	Description
AIE	alarm interrupt enable
BCD	binary coded decimal
BHE	byte high enable
BLE	byte low enable
CE	chip enable
CMOS	complementary metal oxide semiconductor
EIA	electronic industries alliance
HSB	hardware store busy
I/O	input/output
nvSRAM	non-volatile static random access memory
OE	output enable
PCB	Printed circuit board
PFE	power fail interrupt enable
RoHS	restriction of hazardous substances
RTC	real time clock
RWI	read and write inhibited
SRAM	static random access memory
TSOP	thin small outline package
WE	write enable
WIE	watchdog interrupt enable

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
F	farad
Hz	hertz
kHz	kilohertz
kΩ	kilohm
MHz	megahertz
μA	microampere
μF	microfarad
μS	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ppm	parts per million
S	second
V	volt
W	watt



## Errata

This section describes the errata for the 8 Mb (2048 K × 8 and 1024 K × 16) nvSRAM product families. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions. You can also send your related queries directly to nvSRAM@cypress.com.

### Part Numbers Affected

Part Number	Device Characteristics
CY14B108K	1024 K × 8, Asynchronous Interface nvSRAM with Real Time Clock in 44 TSOP-II package option
CY14B108M	512 K × 16, Asynchronous Interface nvSRAM with Real Time Clock in 54 TSOP-II package option

### 8Mb (1024 K × 8, 512 K × 16) nvSRAM Qualification Status

Production parts.

### 8Mb (1024 K × 8, 512 K × 16) nvSRAM Errata Summary

The following table defines the errata applicability to available CY14B108K, CY14B108M devices.

Items	Part Number	Silicon Revision	Fix Status
1. AutoStore Disable feature does not work correctly	CY14B108K CY14B108M	Rev 0	None. This issue is applicable to all 8Mb nvSRAM parts in production

### 1. AutoStore Disable feature does not work correctly

### Problem Definition

The AutoStore Disable soft sequence disables the AutoStore feature in nvSRAMs. The AutoStore Disable feature is used in applications where data written in the SRAM is not required to be saved automatically on power loss. The 8Mb nvSRAM executes the nonvolatile Store automatically in half the memory (4Mb) even after the AutoStore feature is disabled. The reason is as follows:

The 8Mb nvSRAM uses two dice stack of 4Mb with HSB pin of each die are tied together. Each nvSRAM die in the stacked-die monitors the VCC power independently. When the device VC<u>C fails</u>, the die which detects the VCC dropping below VSWI<u>TCH</u> first, internally triggers the power down interrupt and drives its HSB output low. Since the <u>HSB</u> is a bidirectional pin, the low HSB output driven by one die is detected as HSB input by the other die. Therefore, low on the HSB input of other die internally triggers hardware Store and executes unintended nonvolatile Store even though AutoStore was disabled by AutoStore Disable soft sequence.

### Parameters Affected

None.

### Trigger Condition(S)

Device VCC power down with nvSRAM AutoStore disable.

### Scope of Impact

It can corrupt the data in half of the memory by overwriting the existing data in its nonvolatile memory with unintended data.

#### Workaround

None. AutoStore disable feature should not be used in 8Mb nvSRAMs.

#### Fix Status

This issue is applicable to all 8Mb nvSRAM parts in production and will continue serving with errata. There is no plan to fix this issue in the existing parts in production.



## **Document History Page**

Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	2681767	GVCH/ PYRS	04/01/09	New Data Sheet
*A	2712462	GVCH/PY RS	05/29/2009	Moved data sheet status from Preliminary to Final Updated AutoStore operation Updated C1, C2 values to 12pF, 69pF from 21pF, 21pF respectively Updated I <sub>SB</sub> test condition Updated footnote 10 Updated I <sub>BAK</sub> and V <sub>RTCcap</sub> parameter values Added R <sub>BKCHG</sub> parameter to RTC characteristics table Added footnote 14 Referenced footnote 12 to V <sub>CCRISE</sub> , t <sub>HHHD</sub> and t <sub>LZHSB</sub> parameters Updated V <sub>HDIS</sub> parameter description
*В	2746310	GVCH	07/29/2009	Page 4: Updated Hardware STORE (HSB) operation description page 4: Updated Software STORE description Updated t <sub>DELAY</sub> parameter description Updated footnote 24 and added footnote 31 Referenced footnote 31 to Figure 11 and Figure 12
*C	2759948	GVCH	09/04/2009	Removed commercial temperature related specs Removed 20 ns access speed related specs Changed V <sub>RTCbat</sub> max value from 3.3V to 3.6V Changed R <sub>BKCHG</sub> min value from $450\Omega$ to $350\Omega$ Updated footnote 14
*D	2828257	GVCH	12/15/2009	Changed STORE cycles to QuantumTrap from 200K to 1 Million Updated $I_{BAK}$ RTC backup current spec unit from nA to $\mu$ A Added Contents on page 2
*E	2923475	GVCH / AESA	04/27/2010	Table 1: Added more clarity on HSB pin operation         Hardware STORE (HSB) Operation: Added more clarity on HSB pin operation         Table 1: Added more clarity on BHE/BLE pin operation         Updated HSB pin operation in Figure 13         Updated Package Diagrams and Sales, Solutions, and Legal Information.
*F	3143765	GVCH	01/17/2011	Updated Setting the Clock description Added footnote 12 Updated W bit description in Register Map Detail table Updated Maximum Ratings Updated thermal resistance values for all packages Added t <sub>RTCp</sub> parameter to RTC Characteristics table Added Acronyms table and Document Conventions table
*G	3311413	GVCH	07/13/2011	Updated DC Electrical Characteristics (Added Note 18 and referred the sar note in $V_{CAP}$ parameter). Updated AC Switching Characteristics (Added Note 25 and referred the sar note in Parameters).
*H	3580269	GVCH	04/12/2012	Updated Pin Definitions (Added Note 5 and referred the same note in V <sub>RTCca</sub> , V <sub>RTCbat</sub> , Xout, Xin, INT pins). Added Note 12 and referred the same note in Figure 5. Updated Package Diagrams.



## Document History Page (continued)

	ocument Title: CY14B108K/CY14B108M, 8-Mbit (1024 K × 8/512 K × 16) nvSRAM with Real Time Clock ocument Number: 001-47378					
Rev.	ECN	Orig. of Change	Submission Date	Description of Change		
*	3658005	GVCH	08/10/2012	Updated Real Time Clock Operation (description). Updated Maximum Ratings (Changed "Ambient temperature with power applied" to "Maximum junction temperature"). Updated DC Electrical Characteristics (Added $V_{VCAP}$ parameter and its details, added Note 20 and referred the same note in $V_{VCAP}$ parameter, also referred Note 21 in $V_{VCAP}$ parameter). Updated Package Diagrams (spec 51-85160 (Changed revision from *C to *D)).		
*J	4047965	GVCH	07/03/2013	Updated Pin Definitions: Updated HSB pin description (Added more clarity). Updated Device Operation: Updated AutoStore Operation (Removed sentence "The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress."). Updated Real Time Clock Operation: Updated Backup Power (Added Note). Added RTC External Components. Moved Figure 5 from Flags Register section to RTC External Components section. Added PCB Design Considerations for RTC. Updated Package Diagrams: spec 51-85087 – Changed revision from *D to *E. Updated to new template.		
*K	4500772	ZSK	09/12/2014	Updated Package Diagrams: spec 51-85160 – Changed revision from *D to *E. Added Errata.		
*L	4563189	ZSK	11/06/2014	Added related documentation hyperlink in page 1		
*M	4714292	GVCH	04/08/2015	No technical updates. Completing Sunset Review.		



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

## PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2009-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems applications in life support and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-47378 Rev. \*M

Revised April 8, 2015

All products and company names mentioned in this document may be the trademarks of their respective holders.