200V Low Charge Injection 8-Channel High Voltage Analog Switch

Features

- ► HVCMOS[®] technology for high performance
- Very low quiescent power dissipation (-10µA)
- Output on-resistance typically 11Ω
- Low parasitic capacitance
- DC to 50MHz small signal frequency response
- -60dB typical off-isolation at 5.0MHz
- CMOS logic circuitry for low power
- Excellent noise immunity
- Serial shift register logic control with latches
- Flexible operating supply voltages
- Surface mount packages

Applications

- Medical ultrasound imaging
- Non-destructive evaluation

General Description

The Supertex HV219 is a low switch resistance, low charge injection, 8-channel, 200V, analog switch integrated circuit (IC) intended primarily for medical ultrasound imaging. The device can also be used for NDE (non-destructive evaluation) applications. The HV219 is a lower switch resistance, 11Ω versus 22Ω , version of the Supertex HV20220 device. The lower switch resistance will help reduce insertion loss. It has the same pin configuration as that of the Supertex HV20220PJ and the HV20220FG.

The device is manufactured using Supertex's HVCMOS[®] (high voltage CMOS) technology with high voltage bilateral DMOS structures for the outputs and low voltage CMOS logic for the input control. The outputs are configured as eight independent single pole single throw 11 Ω analog switches. The input logic is an 8-bit serial to parallel shift register followed by an 8-bit parallel latch. The switch states are determined by the data in the latch. Logic high will correspond to a closed switch and logic low as an opened switch.

The HV219 is designed to operate on various combinations of high voltage supplies. For example the V_{PP} and V_{NN} supplies can be: +40V/-160V, +100V/-100V, or +160V/-40V. This allows the user to maximize the signal voltage for uni-polar negative, bi-polar, or unipolar positive.



Block Diagram

Ordering Information

Part Number	Package Option	Packing		
HV219FG-G	49 Lood LOED	250/Tray		
HV219FG-G M931	48-Lead LQFP	1000/Reel		
HV219PJ-G	28-Lead PLCC	38/Tube		
HV219PJ-G M904	20-Leau PLCC	500/Reel		

-G denotes a lead (Pb)-free / RoHS compliant package

Absolute Maximum Ratings

Parameter	Value
$V_{_{DD}}$ logic power supply voltage	-0.5V to +15V
$V_{_{PP}}$ - $V_{_{NN}}$ supply voltage	220V
$V_{_{PP}}$ positive high voltage supply	-0.5V to V _{NN} +200V
$V_{_{\rm NN}}$ negative high voltage supply	+0.5V to -200V
Logic input voltages	-0.5V to V _{DD} +0.3V
Analog signal range	$\rm V_{_{NN}}$ to $\rm V_{_{PP}}$
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to +150°C
Power dissipation: 28-Lead PLCC 48-Lead LQFP	1.2W 1.0W

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Operating Conditions

Sym	Parameter	Value
V _{DD}	Logic power supply voltage	4.5V to 13.2V
V _{PP}	Positive high voltage supply	40V to V _{NN} +200V
V _{NN}	Negative high voltage supply	-40V to -160V
V _{IH}	High level input logic voltage	V_{DD} -1.5V to V_{DD}
V _{IL}	Low-level input logic voltage	0V to 1.5V
V _{SIG}	Analog signal voltage peak-to-peak	$V_{_{\rm NN}}$ +10V to $V_{_{\rm PP}}$ -10V
T _A	Operating free air temperature	0°C to 70°C

Pin Configuration



Product Marking



Package may or may not include the following marks: Si or

48-Lead LQFP



Package may or may not include the following marks: Si or 28-Lead PLCC

Typical Thermal Resistance

Package	$oldsymbol{ heta}_{ja}$
48-Lead LQFP	52°C/W
28-Lead PLCC	48°C/W

Power Up/Down Sequence

- 1. Power up/down sequence is arbitrary except GND must be powered up first and powered down last. This applies for applications powering GND of the IC with different voltages.
- $V_{_{SIG}}$ must always be at or in between $V_{_{PP}}$ and $V_{_{NN}}$ or floating during power up/down transition. Rise and fall times of the power supplies $V_{_{DD}}$, $V_{_{PP}}$ and $V_{_{NN}}$ should not be less than 1.0ms. 2.
- 3.

DC Electrical Characteristics (over recommended operating conditions unless otherwise noted)

		ì	D _C		+25°C		1	0°C				
Sym	Parameter	Min	Max	Min	Тур	Max	Min	Max	Units	Conditions		
		_	15	-	13	19	-	24		I _{SIG} = 5.0mA V _{PP} = +40V		
		-	13	-	11	14	-	16		$I_{SIG} = 200 \text{mA}$ $V_{NN}^{PP} = -160 \text{V}$		
_	Small signal switch	-	13	-	11	14	-	15		I _{SIG} = 5.0mA V _{PP} = +100V		
R _{ons}	on-resistance	-	9.0	-	9.0	12	-	14	Ω	$I_{SIG} = 200 \text{mA}$ $V_{NN}^{rr} = -100 \text{V}$		
		-	12	-	10	13	-	15		I _{SIG} = 5.0mA V _{PP} = +160V		
		-	11	-	8	13	-	14		I _{SIG} = 200mA V _{NN} = -40V		
ΔR _{ons}	Small signal switch on-resistance matching	-	20	-	5.0	20	-	20	%	$I_{SIG} = 5.0 \text{mA}, V_{PP} = +100 \text{V}, V_{NN} = -100 \text{V}$		
	Large signal switch on-resistance	-	-	-	8.0	-	-	-	Ω	$V_{SIG} = V_{PP} - 10V, I_{SIG} = 1.0A$		
I _{SOL}	Switch off leakage per switch	-	5.0	-	1.0	10	-	15	μA	V _{SIG} = V _{PP} -10V & V _{NN} +10V		
V	DC offset switch off	-	300	-	100	300	-	300	mV	R _{LOAD} = 100kΩ		
V _{os}	DC offset switch on	-	500	-	100	500	-	500	mV	$R_{LOAD} = 100 k\Omega$		
I _{PPQ}	Quiescent V _{PP} supply current	-	-	-	10	50	-	-	μA	All switches off		
I _{NNQ}	Quiescent V _{NN} supply current	-	-	-	-10	-50	-	-	μA	All switches off		
I _{PPQ}	Quiescent V _{PP} supply current	-	-	-	10	50	-	-	μA	All switches on, I _{sw} = 5.0mA		
I _{NNQ}	Quiescent V _{NN} supply current	-	-	-	-10	-50	-	-	μA	All switches on, I _{sw} = 5.0mA		
I _{sw}	Switch output peak current	-	3.0	-	3.0	2.0	-	2.0	Α	V _{SIG} duty cycle < 0.1%		
f _{sw}	Output switch frequency	-	-	-	-	50	-	-	kHz	Duty cycle = 50%		
		-	6.5	-	-	7.0	-	8.0		$V_{PP} = +40V$ All output $V_{NN} = -160V$ switches		
I _{PP}	Average $V_{_{PP}}$ supply current	-	4.0	-	-	5.0	-	5.5	mA	$V_{PP} = +100V$ are turning $V_{NN} = -100V$ on and off		
		-	4.0	-	-	5.0	-	5.5		$V_{PP} = +160V$ at 50kHz $V_{NN} = -40V$ with no load		
		-	6.5	-	-	7.0	-	8.0		$V_{PP} = +40V$ All output $V_{NN} = -160V$ switches		
I _{NN}	Average $V_{_{NN}}$ supply current	-	4.0	-	-	5.0	-	5.5	mA	$V_{PP} = +100V$ are turning $V_{NN} = -100V$ on and off		
		-	4.0	-	-	5.0	-	5.5		$V_{PP} = +160V$ at 50kHz $V_{NN} = -40V$ with no load		
I _{DD}	Average V_{DD} supply current	-	4.0	-	-	4.0	-	4.0	mA	f _{CLK} = 5.0MHz, V _{DD} = 5.0V		
I _{DDQ}	Quiescent V _{DD} supply current	-	10	-	-	10	-	10	μA	All logic inputs are static		
I _{SOR}	Data out source current	0.45	-	0.45	0.70	-	0.40	-	mA	$V_{OUT} = V_{DD} - 0.7V$		
I _{SINK}	Data out sink current	0.45	-	0.45	0.70	-	0.40	-	mA	V _{OUT} = 0.7V		
C _{IN}	Large input capacitance	-	10	-	-	10	-	10	pF			

AC Electrical Characteristics (over recommended operating conditions, V_{DD} = 5.0V, unless otherwise noted)

		0 ⁰	D _c	+25°C			+7	0°C			
Sym	Parameter	Min	Max	Min	Тур	Max	Min	Max	Units	Conditions	
t _{sD}	Set-up time before LE rises	150	-	150	-	-	150	-	ns		
t _{wLE}	Time width of LE	150	-	150	-	-	150	-	ns		
t _{DO}	Clock delay time to data out	-	150	-	-	150	-	150	ns		
t _{wcL}	Time width of CL	150	-	150	-	-	150	-	ns		
t _{su}	Set-up time data to clock	15	-	15	8.0	-	20	-	ns		
t _H	Hold time data from clock	35	-	35	-	-	35	-	ns		
f _{clk}	Clock frequency	-	5.0	-	-	5.0	-	5.0	MHz	50% duty cycle, $f_{DATA} = f_{CLK}/2$	
tr, tf	Clock rise and fall times	-	50	-	-	50	-	50	ns		
T _{on}	Turn-on time	-	5.0	-	-	5.0	-	5.0	μs	V _{SIG} = V _{PP} -10V,	
	Turn-off time	-	5.0	-	-	5.0	-	5.0	μs	$V_{SIG} = V_{PP}$ -10V, R _{LOAD} = 10kΩ	
		-	20	-	-	20	-	20		V _{PP} = +40V, V _{NN} = -160V	
dv/dt	Maximum $V_{_{SIG}}$ slew rate	-	20	-	-	20	-	20	V/ns	V _{PP} = +100V, V _{NN} = -100V	
		-	20	-	-	20	-	20		V _{PP} = +160V, V _{NN} = -40V	
κ _o	Off isolation	-30	-	-30	-33	-	-	-	dB	f = 5.0MHz, 1.0KΩ//15pF load	
		-58	-	-58	-	-	-	-		f = 5.0MHz, 50 Ω load	
K _{CR}	Switch crosstalk	-	-	-60	-	-	-	-	dB	f = 5.0MHz, 50 Ω load	
I _{ID}	Output switch isolation diode current	-	300	-	-	300	-	300	mA	300ns pulse width, 2% duty cycle	
C _{SG(OFF)}	Off capacitance SW to GND	14	25	14	20	25	14	25	pF	0V, f = 1.0MHz	
C _{SG(ON)}	On capacitance SW to GND	40	60	40	50	60	40	60	pF	0V, f = 1.0MHz	
+V _{SPK}		-	-	-	-	150	-	-		V _{PP} = +40V,	
-V _{SPK}		-	-	-	-	200	-	-		$V_{\rm NN}^{\rm H}$ = -160V, R _{LOAD} = 50Ω	
+V _{SPK}	Output voltage spike	-	-	-	-	150	-	-	mV	$V_{PP} = +100V,$	
-V _{SPK}	-	-	-	-	-	200 150	-	-		$V_{\rm NN} = -100 V, R_{\rm LOAD} = 50 \Omega$	
+V _{SPK} -V _{SPK}	_	-	-	-	-	200	-	-		$V_{PP} = +160V,$ $V_{NN} = -40V, R_{LOAD} = 50\Omega$	
SPK		-	-	_	1450	-	-	-		$V_{PP} = +40V,$ $V_{NN} = -160V, V_{SIG} = 0V$	
QC	Charge injection	-	-	-	1050	-	-	-	рС	$V_{PP} = +100V,$ $V_{NN} = -100V, V_{SIG} = 0V$	
		-	-	-	550	-	-	-		V _{PP} = +160V, V _{NN} = -40V, V _{SIG} = 0V	

Truth Table

	Da	ata in	8-Bit	Shift I	Regist	ter		LE		Output Switch State			ate				
D0	D1	D2	D3	D4	D5	D6	D7	LE	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
Н								L	L	ON							
	L							L	L		OFF						
	Н							L	L		ON						
		L						L	L			OFF					
		н						L	L			ON					
			L					L	L				OFF				
			Н					L	L				ON				
				L				L	L					OFF			
				Н				L	L					ON			
					L			L	L						OFF		
					Н			L	L						ON		
						L		L	L							OFF	
						Н		L	L							ON	
							L	L	L								OFF
							Н	L	L								ON
Х	Х	Х	Х	Х	Х	Х	Х	Н	L			Ho	old Prev	ious Sta	ate		
Х	Х	Х	Х	Х	Х	Х	Х	Х	Н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Notes:

1. The eight switches operate independently.

2. Serial data is clocked in on the L to H transition clock.

3. The switches go to a state retaining their present condition at the rising edge of the \overline{LE} .

4. When \overline{LE} is low, the shift register data flows through the latch.

5. Shift register clocking has no effect on the switch states if \overline{LE} is high.

6. The clear input overrides all other inputs.

Logic Timing Waveforms



HV219



Pin Description 48-Lead LQFP

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	SW5	13	NC	25	VNN	37	DOUT
2	NC	14	SW2	26	NC	38	NC
3	SW4	15	NC	27	NC	39	SW7
4	NC	16	SW1	28	GND	40	NC
5	SW4	17	NC	29	VDD	41	SW7
6	NC	18	SW1	30	NC	42	NC
7	NC	19	NC	31	NC	43	SW6
8	SW3	20	SW0	32	NC	44	NC
9	NC	21	NC	33	DIN	45	SW6
10	SW3	22	SW0	34	CLK	46	NC
11	NC	23	NC	35	LE	47	SW5
12	SW2	24	VPP	36	CLR	48	NC

Pin Description 28-Lead PLCC

Pin	Name		Pin	Name
1	SW3		8	SW0
2	SW3		9	NC
3	SW2		10	VPP
4	SW2		11	NC
5	SW1		12	VNN
6	SW1		13	GND
7	SW0		14	VDD

Pin	Name
15	NC
16	DIN
17	CLK
18	LE
19	CL
20	DOUT
21	SW7

Pin	Name
22	SW7
23	SW6
24	SW6
25	SW5
26	SW5
27	SW4
28	SW4

48-Lead LQFP Package Outline (FG) 7.00x7.00mm body, 1.60mm height (max), 0.50mm pitch



Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ol	Α	A1	A2	b	D	D1	E	E1	е	L	L1	L2	θ
Dimension (mm)	MIN	1.40*	0.05	1.35	0.17	8.80*	6.80*	8.80*	6.80*		0.45			0 0
	NOM	-	-	1.40	0.22	9.00	7.00	9.00	7.00	0.50 BSC 0		1.00 REF	0.25 BSC	3.5 ⁰
	MAX	1.60	0.15	1.45	0.27	9.20*	7.20*	9.20*	7.20*		0.75			7 °

JEDEC Registration MS-026, Variation BBC, Issue D, Jan. 2001. * This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.

Supertex Doc. #: DSPD-48LQFPFG Version, D041309.

28-Lead PLCC Package Outline (PJ) .453x.453in. body, .180in. height (max), .050in. pitch



Notes:

- A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or 1. a printed indicator.
- Actual shape of this feature may vary. 2.

Symbol		Α	A1	A2	b	b1	D	D1	E	E1	е	R
Dimension (inches)	MIN	.165	.090	.062	.013	.026	.485	.450	.485	.450	.050 BSC	.025
	NOM	.172	.105	-	-	-	.490	.453	.490	.453		.035
	MAX	.180	.120	.083	.021	.032	.495	.456	.495	.456		.045

JEDEC Registration MS-018, Variation AB, Issue A, June, 1993. Drawings not to scale.

Supertex Doc. #: DSPD-28PLCCPJ, Version B031111.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

