

# CAS480M12HM3

## 1200 V, 480 A, Silicon Carbide

### High-Performance, Switching Optimized, Half-Bridge Module

<b>V<sub>DS</sub></b>	<b>1200 V</b>
<b>I<sub>DS</sub></b>	<b>480 A</b>

#### Technical Features

- Low Inductance, Low Profile 62mm Footprint
- High Junction Temperature (175 °C) Operation
- Implements Switching Optimized Third Generation SiC MOSFET Technology
- Zero Reverse Recovery from Diodes
- Light Weight AlSiC Baseplate
- High Reliability Silicon Nitride Insulator


#### Applications

- Railway & Traction
- Solar
- EV Chargers
- Industrial Automation & Testing

#### System Benefits

- Lightweight, Compact Form Factor with 62mm Compatible Baseplate Enables System Retrofit
- Increased System Efficiency, due to Low Switching & Conduction Losses of SiC
- High Reliability Material Selection

#### Package 110mm x 65 mm x 12.2 mm



#### Key Parameters ( $T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
$V_{DS\max}$	Drain-Source Voltage			1200	V		
$V_{GS\max}$	Gate-Source Voltage, Maximum Value	-8		+19		Transient, <100 ns	Fig. 33
$V_{GS\text{op}}$	Gate-Source Voltage, Recommended Op. Value	-4		+15		Static	
$I_{DS}$	DC Continuous Drain Current		640		A	$V_{GS} = 15\text{ V}, T_c = 25^\circ\text{C}, T_{vj} \leq 175^\circ\text{C}$	Fig. 20
			481			$V_{GS} = 15\text{ V}, T_c = 90^\circ\text{C}, T_{vj} \leq 175^\circ\text{C}$	
$I_{SD}$	DC Source-Drain Current		640			$V_{GS} = 15\text{ V}, T_c = 25^\circ\text{C}, T_{vj} \leq 175^\circ\text{C}$	
$I_F$	Schottky Diode DC Forward Current		464			$V_{GS} = -4\text{ V}, T_c = 25^\circ\text{C}, T_{vj} \leq 175^\circ\text{C}$	
$I_{DS\text{(pulsed)}}$	Maximum Pulsed Drain-Source Current			960		$t_{P\max}$ limited by $T_{vj\max}$	
$I_{F\text{(pulsed)}}$	Maximum Pulsed Diode Current			960		$V_{GS} = 15\text{ V}, T_c = 25^\circ\text{C}$	
$T_{vj\text{op}}$	Maximum Virtual Junction Temperature under Switching Conditions	-40		175	°C		

**MOSFET Characteristics (Per Position)** ( $T_{VJ} = 25^\circ\text{C}$  unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	1200			V	$V_{GS} = 0 \text{ V}, T_{VJ} = -40^\circ\text{C}$	
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.8	2.5	3.6		$V_{DS} = V_{GS}, I_D = 160 \text{ mA}$	
			2.0			$V_{DS} = V_{GS}, I_D = 160 \text{ mA}, T_{VJ} = 175^\circ\text{C}$	
$I_{DSS}$	Zero Gate Voltage Drain Current		10	280	$\mu\text{A}$	$V_{GS} = 0 \text{ V}, V_{DS} = 1200 \text{ V}$	
$I_{GSS}$	Gate-Source Leakage Current		0.1	2		$V_{GS} = 15 \text{ V}, V_{DS} = 0 \text{ V}$	
$R_{DS(\text{on})}$	Drain-Source On-State Resistance (Devices Only)		2.29	2.97	$\text{m}\Omega$	$V_{GS} = 15 \text{ V}, I_D = 480 \text{ A}$	Fig. 2 Fig. 3
			3.66			$V_{GS} = 15 \text{ V}, I_D = 480 \text{ A}, T_{VJ} = 175^\circ\text{C}$	
$g_{fs}$	Transconductance		356		S	$V_{DS} = 20 \text{ V}, I_{DS} = 480 \text{ A}$	Fig. 4
			345			$V_{DS} = 20 \text{ V}, I_{DS} = 480 \text{ A}, T_{VJ} = 175^\circ\text{C}$	
$E_{On}$	Turn-On Switching Energy, $T_{VJ} = 25^\circ\text{C}$ $T_{VJ} = 125^\circ\text{C}$ $T_{VJ} = 175^\circ\text{C}$		11.3		$\text{mJ}$	$V_{DS} = 600 \text{ V},$ $I_D = 500 \text{ A},$ $V_{GS} = -4 \text{ V}/15 \text{ V},$ $R_{G(\text{ext})} = 1.0 \Omega,$ $L = 13.7 \mu\text{H}$	Fig. 11 Fig. 13
			9.6				
			9.9				
$E_{Off}$	Turn-Off Switching Energy, $T_{VJ} = 25^\circ\text{C}$ $T_{VJ} = 125^\circ\text{C}$ $T_{VJ} = 175^\circ\text{C}$		7.2				Fig. 11 Fig. 13
			7.3				
			7.4				
$R_{G(\text{int})}$	Internal Gate Resistance		0.8		$\Omega$	$V_{AC} = 25 \text{ mV}, f = 100 \text{ kHz}$	
$C_{iss}$	Input Capacitance		43.1		$\text{nF}$	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $V_{AC} = 25 \text{ mV}, f = 100 \text{ kHz}$	Fig. 9
$C_{oss}$	Output Capacitance		2.76				
$C_{rss}$	Reverse Transfer Capacitance		70.7		$\text{pF}$		
$Q_{GS}$	Gate to Source Charge		448		$\text{nC}$	$V_{DS} = 800 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $I_D = 480 \text{ A}$ Per IEC60747-8-4 pg 21	
$Q_{GD}$	Gate to Drain Charge		539				
$Q_G$	Total Gate Charge		1590				
$R_{th JC}$	FET Thermal Resistance, Junction to Case		0.1	0.115	$^\circ\text{C/W}$		Fig. 17

**Diode Characteristics (Per Position)** ( $T_{VJ} = 25^\circ\text{C}$  unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
$V_F$	Diode Forward Voltage		1.95		V	$V_{GS} = -4 \text{ V}, I_F = 480 \text{ A}$	Fig. 7
			3.10			$V_{GS} = -4 \text{ V}, I_F = 480 \text{ A}, T_{VJ} = 175^\circ\text{C}$	
$t_{RR}$	Reverse Recovery Time		28		ns	$V_{GS} = -4 \text{ V}, I_{SD} = 500 \text{ A}, V_R = 600 \text{ V}$ $dI_F/dt = 17 \text{ A/ns}, T_{VJ} = 175^\circ\text{C}$	Fig. 32
$Q_{RR}$	Reverse Recovery Charge		4.5		$\mu\text{C}$		
$I_{RRM}$	Peak Reverse Recovery Current		270		A		
$E_{RR}$	Diode Energy $T_{VJ} = 25^\circ\text{C}$ $T_{VJ} = 125^\circ\text{C}$ $T_{VJ} = 175^\circ\text{C}$		1.1		$\text{mJ}$	$V_{DS} = 600 \text{ V}, I_D = 500 \text{ A},$ $V_{GS} = -4 \text{ V}/15 \text{ V}, R_{G(\text{ext})} = 1.0 \Omega,$ $L = 13.7 \mu\text{H}$	Fig. 14 Note 1
			1.3				
			1.5				
$R_{th JC}$	Diode Thermal Resistance, Junction to Case		0.11	0.13	$^\circ\text{C/W}$		

Note 1 SiC Schottky diodes do not have reverse recovery energy but still contribute capacitive energy.

## Module Physical Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
R <sub>1-2</sub>	Package Resistance, M1		106.5		$\mu\Omega$	T <sub>C</sub> = 125 °C, Note 2
R <sub>2-3</sub>	Package Resistance, M2		126.3			T <sub>C</sub> = 125 °C, Note 2
L <sub>Stray</sub>	Stray Inductance		4.8		nH	Between Terminals 1 and 3
T <sub>C</sub>	Case Temperature	-40		125	°C	
W	Weight		180		g	
M <sub>S</sub>	Mounting Torque	3	4.5	5	N-m	Baseplate, M6 bolts
		0.9	1.1	1.3		Power Terminals, M4 bolts
V <sub>isol</sub>	Case Isolation Voltage	4			kV	AC, 50 Hz, 1 min
CTI	Comparative Tracking Index	600				
	Clearance Distance	13.07			mm	Terminal to Terminal
		6.00				Terminal to Baseplate
	Creepage Distance	14.27				Terminal to Terminal
		12.34				Terminal to Baseplate

Note 2 Total Effective Resistance (Per Switch Position) = MOSFET R<sub>DS(on)</sub> + Switch Position Package Resistance.

## Temperature Sensor (NTC) Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
R <sub>25</sub>	Resistance at 25°C		4700		$\Omega$	T <sub>NTC</sub> = 25 °C
	Tolerance of R <sub>25</sub>			$\pm 1$	%	
B <sub>25/85</sub>	Beta Value for 25°C to 85°C		3435		K	
B <sub>0/100</sub>	Beta Value for 0°C to 100°C		3399		K	
	Tolerance of B <sub>25/85</sub>			$\pm 1$	%	
P <sub>25</sub>	Maximum Power Dissipation			50	mW	

## Steinhart & Hart Coefficients for NTC Resistance & NTC Temperature Computation (T in K)

$$\ln\left(\frac{R}{R_{25}}\right) = A + \frac{B}{T} + \frac{C}{T^2} + \frac{D}{T^3}$$

A	B	C	D
-1.289E+01	4.245E+03	-8.749E+04	-9.588E+06

$$\frac{1}{T} = A_1 + B_1 \ln\left(\frac{R}{R_{25}}\right) + C_1 \ln^2\left(\frac{R}{R_{25}}\right) + D_1 \ln^3\left(\frac{R}{R_{25}}\right)$$

A <sub>1</sub>	B <sub>1</sub>	C <sub>1</sub>	D <sub>1</sub>
3.354E-03	3.001E-04	5.085E-06	2.188E-07

## Typical Performance




Figure 1. Output Characteristics for Various Junction Temperatures




Figure 2. Normalized On-State Resistance vs. Drain Current for Various Junction Temperatures




Figure 3. Normalized On-State Resistance vs. Junction Temperature




Figure 4. Transfer Characteristic for Various Junction Temperatures




Figure 5. 3<sup>rd</sup> Quadrant Characteristic vs. Junction Temperatures at V<sub>GS</sub> = 15 V




Figure 6. 3<sup>rd</sup> Quadrant Characteristic vs. Junction Temperatures at V<sub>GS</sub> = 0V (Diode)

## Typical Performance




Figure 7. 3<sup>rd</sup> Quadrant Characteristic vs. Junction Temperatures at  $V_{GS} = -4$  V (Diode)




Figure 8. Typical Capacitances vs. Drain to Source Voltage (0 - 200V)




Figure 9. Typical Capacitances vs. Drain to Source Voltage (0 - 1200V)




Figure 10. Threshold Voltage vs. Junction Temperature




Figure 11. Switching Energy vs. Drain Current ( $V_{DS} = 600$  V)




Figure 12. Switching Energy vs. Drain Current ( $V_{DS} = 800$  V)

## Typical Performance




Figure 13. MOSFET Switching Energy vs. Junction Temperature




Figure 14. Reverse Recovery Energy vs. Junction Temperature




Figure 15. MOSFET Switching Energy vs. External Gate Resistance




Figure 16. Reverse Recovery Energy vs. External Gate Resistance




Figure 17. MOSFET Junction to Case Transient Thermal Impedance,  
 $Z_{th,JC}$  ( $^\circ\text{C}/\text{W}$ )




Figure 18. Forward Bias Safe Operating Area (FBSOA)

## Typical Performance




Figure 19. Reverse Bias Safe Operating Area (RBSOA)




Figure 20. Continuous Drain Current Derating vs. Case Temperature




Figure 21. Maximum Power Dissipation Derating vs. Case Temperature




Figure 22. Typical Output Current Capability vs. Switching Frequency (Inverter Application)




Figure 23. Typical NTC Resistance vs. Temperature

## Timing Characteristics




Figure 24. Timing vs. Source Current




Figure 25. Timing vs. External Gate Resistance




Figure 26. Timing vs. Junction Temperature




Figure 27.  $dv/dt$  and  $di/dt$  vs. Source Current




Figure 28.  $dv/dt$  and  $di/dt$  vs. External Gate Resistance




Figure 29.  $dv/dt$  and  $di/dt$  vs. Junction Temperature

## Definitions




Figure 30. Turn-off Transient Definitions




Figure 31. Turn-on Transient Definitions




Figure 32. Reverse Recovery Definitions






Figure 33.  $V_{GS}$  Transient Definitions



## Schematic and Pin Out



PIN OUT SCHEME	
PIN	LABEL
①	V+
②	Mid
③	V-
④	G1, Top row pins (2)
⑤	K1, Bottom row pins (2)
⑥	G2, Top row pins (2)
⑦	K2, Bottom row pins (2)
⑧	NTC1
⑨	NTC2




## Package Dimensions (mm)



NOTE:  
ALL MARKINGS SHALL  
CONFORM TO PRC-00786.

DIMENSION TABLE		
SYMBOL	DIMENSION	TOLERANCE
A1	110.00	±0.60
A2	109.25	±0.60
A3	65.00	±0.60
A4	64.25	±0.60
A5	3.25	±0.30
A6	11.45	±0.60
B1	93.00	±0.30
B2	48.00	±0.30
C1	11.30	±0.40
C2	13.84	±0.40
C3	24.00	±0.40
C4	34.16	±0.40
C5	36.70	±0.40
C6	1.71	±0.40
C7	17.30	±0.50
C8	2.54	±0.30
C9	0.64	±0.30
C10	10.16	±0.40
D1	23.75	±0.50
D2	23.13	±0.50
D3	24.13	±0.50
D4	12.20	±0.50
D5	71.00	±0.30
D6	10.75	±0.30



DETAIL A  
SCALE: 4:1

## Supporting Links & Tools

---

- [CGD1700HB3P-HM3 Evaluation Gate Driver](#)
- [CGD12HB00D: Differential Transceiver Board](#)
- [CPWR-AN35: Thermal Interface Material Application Note](#)
- [CPWR-AN39: KIT-CRD-CIL12N-HM User Guide](#)
- [KIT-CRD-CIL12N-HM: Dynamic Performance Evaluation Board for the HM2 and HM3 Module](#)
- [CAS480M12HM3 PLECS Models](#)

## Notes

---

This document and the information contained herein are subject to change without notice. Any such change shall be evidenced by the publication of an updated version of this document by Cree. No communication from any employee or agent of Cree or any third party shall effect an amendment or modification of this document. No responsibility is assumed by Cree for any infringement of patents or other rights of third parties which may result from use of the information contained herein. No license is granted by implication or otherwise under any patent or patent rights of Cree.

Notwithstanding any application-specific information, guidance, assistance, or support that Cree may provide, the buyer of this product is solely responsible for determining the suitability of this product for the buyer's purposes, including without limitation for use in the applications identified in the next bullet point, and for the compliance of the buyers' products, including those that incorporate this product, with all applicable legal, regulatory, and safety-related requirements.

This product has not been designed or tested for use in, and is not intended for use in, applications in which failure of the product would reasonably be expected to cause death, personal injury, or property damage, including but not limited to equipment implanted into the human body, life-support machines, cardiac defibrillators, and similar emergency medical equipment, aircraft navigation, communication, and control systems, aircraft power and propulsion systems, air traffic control systems, and equipment used in the planning, construction, maintenance, or operation of nuclear facilities.

### **RoHS Compliance**

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Cree representative or from the Product Documentation sections of [www.cree.com](http://www.cree.com).

### **REACH Compliance**

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact your Cree representative to ensure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.