

# 2-Mbit (128K x 16) Static RAM

### **Features**

• Temperature Ranges

- Industrial: -40°C to 85°C

- Automotive-A: -40°C to 85°C

- Automotive-E: -40°C to 125°C

• High speed: 55 ns

Wide voltage range: 2.7V–3.6V

· Ultra-low active, standby power

• Easy memory expansion with CE and OE features

· TTL-compatible inputs and outputs

· Automatic power-down when deselected

CMOS for optimum speed/power

 Available in standard Pb-free 44-pin TSOP Type II, Pb-free and non Pb-free 48-ball FBGA packages

### Functional Description[1]


The CY62136VN is a high-performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in

portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{\text{CE}}$  HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}}$  HIGH), outputs are disabled ( $\overline{\text{OE}}$  HIGH),  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are disabled ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW).

<u>Writing</u> to the device is <u>acc</u>omplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from I/O pins  $(I/O_0$  through I/O<sub>7</sub>), is written into the location specified <u>on the</u> address pins  $(A_0$  through  $A_{16}$ ). If Byte High Enable  $(\overline{BHE})$  is LOW, then data from I/O pins  $(I/O_8$  through  $I/O_{15})$  is written into the location specified on the address pins  $(A_0$  through  $A_{16})$ .

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the Truth Table at the back of this data sheet for a complete description of read and write modes.

### **Logic Block Diagram**



# PinConfigurations<sup>[3]</sup> TSOP II (Forward)

		Top Vie	w	•
A <sub>4</sub>	1 2 3 4 5 6 7 8 9 100 111 12 13 14 15 16 17 18 19 20 21 22		14 14 13 14 14 14 10 33 33 33 33 33 33 33 33 33 33 33 33 33	A <sub>5</sub> A <sub>6</sub> A <sub>7</sub> OE BHE BLE I/O 15 I/O 14 I/O 13 I/O 12 VSS VCC I/O 11 I/O 9 I/O 8 NC A <sub>8</sub> A <sub>10</sub> A <sub>11</sub> NC

#### Note:


1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



## **Product Portfolio**

						Power Dissipation			
	V	<sub>CC</sub> Range	(V)			Operatin	ig, I <sub>CC</sub> (mA)	Standby	<b>y, I<sub>SB2</sub> (μΑ)</b>
Product	Min	Typ. <sup>[2]</sup>	Max	Speed	Ranges	Typ. <sup>[2]</sup>	Maximum	<b>Typ.</b> <sup>[2]</sup>	Maximum
CY62136VNLL	2.7	3.0	3.6	55	Industrial	7	20	1	15
				55	Automotive-A	7	20	1	15
				70	Industrial	7	15	1	15
				70	Automotive-A	7	15	1	15
				70	Automotive-E	7	20	1	20

# Pin Configurations<sup>[3]</sup>



<sup>2.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub> Typ, T<sub>A</sub> = 25°C.

3. NC pins are not connected on the die.



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage to Ground Potential ..... -0.5V to +4.6V DC Voltage Applied to Outputs in High-Z State  $^{[4]}$  ......-0.5V to V  $_{\rm CC}$  + 0.5V DC Input Voltage<sup>[4]</sup>.....-0.5V to V<sub>CC</sub> + 0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage> (per MIL-STD-883, Method 3015)	2001V
Latch-up Current>	200 mA

# **Operating Range**

Range	V <sub>CC</sub>	
Industrial	−40°C to +85°C	2.7V to
Automotive-A	−40°C to +85°C	3.6V
Automotive-E	-40°C to +125°C	

# **Electrical Characteristics** Over the Operating Range

						-55			-70		
Parameter	Description	Test Conditions			Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = 2.7$	$I_{CC} = 2.7 \text{V}, I_{OH} = -1.0 \text{ mA}$					2.4			V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = 2.7$	/, I <sub>OL</sub> = 2.1 m	A			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	$V_{CC} = 3.6$	I		2.2		V <sub>CC</sub> + 0.5V	2.2		V <sub>CC</sub> + 0.5V	V
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = 2.7	/		-0.5		0.8	-0.5		0.8	V
I <sub>IX</sub>	Input Leakage	GND ≤ V <sub>I</sub>	< V <sub>CC</sub>	Ind'I	-1		+1	-1		+1	μА
	Current			Auto-A	-1		+1	-1		+1	μА
				Auto-E				-10		+10	μА
I <sub>OZ</sub>	Output Leakage	$ \begin{array}{c} GND \leq V_{O} \leq V_{CC}, \\ Output\ Disabled \end{array} \begin{array}{c} Ind'I \\ Auto-A \\ Auto-E \end{array} $		Ind'I	-1		+1	-1		+1	μА
(	Current			Auto-A	-1		+1	-1		+1	μА
				Auto-E				-10		+10	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating	$f = f_{MAX}$	$V_{CC} = 3.6V,$	Ind'l		7	20		7	15	mA
	Supply Current	= 1/t <sub>RC</sub>	I <sub>OUT</sub> = 0 mA, CMOS	Auto-A		7	20		7	15	1
	Curron		Levels	Auto-E					7	20	
		f = 1 MHz		Ind'l		1	2		1	2	mA
				Auto-A		1	2		1	2	1
				Auto-E					1	2	1
I <sub>SB1</sub>	Automatic CE	CE ≥ V <sub>CC</sub>	- 0.3V,	Ind'l			100			100	μА
	Power-down Current—	$V_{IN} \ge V_{CC}$ $V_{IN} \le 0.3V$	$-0.3V$ or $f = f_{MAX}$	Auto-A			100			100	μА
	CMOS Inputs	1111 = 0.01	, · — ·IVIAX	Auto-E						100	μА
I <sub>SB2</sub>	Automatic CE	CE ≥ V <sub>CC</sub>	- 0.3V	Ind'l		1	15		1	15	μА
	Power-down Current—	$\overline{\text{CE}} \ge V_{\text{CC}}$ $V_{\text{IN}} \ge V_{\text{CC}}$ $V_{\text{IN}} \le 0.3V$	– 0.3V or . f = 0	Auto-A		1	15		1	15	1
	CMOS Inputs	110 = 0.00	$V_{\text{IN}} \leq 0.3 \text{ V}, \text{ I} = 0$ Auto						1	20	1

# Capacitance<sup>[6]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

### Notes:

Notes.

4. V<sub>IL</sub>(min) = -2.0V for pulse durations less than 20 ns.

5. T<sub>A</sub> is the "Instant-On" case temperature.


6. Tested initially and after any design or process changes that may affect these parameters.





### Thermal Resistance<sup>[6]</sup>

Parameter	Description	Test Conditions	TSOPII	FBGA	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	60	55	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		22	16	°C/W


# **AC Test Loads and Waveforms**







Equivalent to: THÉVENIN EQUIVALENT




Parameters	Value	Unit
R1	1105	Ohms
R2	1550	Ohms
R <sub>TH</sub>	645	Ohms
V <sub>TH</sub>	1.75	Volts

# Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions <sup>[9]</sup>	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.0			V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = 1.0V, \overline{CE} \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V,$		0.5	7.5	μА
t <sub>CDR</sub> <sup>[6]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[7]</sup>	Operation Recovery Time		70			ns

# **Data Retention Waveform**



- Note:
  7. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100$  ms or stable at  $V_{CC(min)} \ge 100$  ms.
  8. No input may exceed  $V_{CC} + 0.3V$



# Switching Characteristics Over the Operating Range [9]

		55	i ns	70	) ns	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle	,			1	l .	
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[10]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[10, 11]</sup>		25		25	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[10]</sup>	10		10		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[10, 11]</sup>		25		25	ns
t <sub>PU</sub>	CE LOW to Power-up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-down		55		70	ns
t <sub>DBE</sub>	BLE / BHE LOW to Data Valid		25		35	ns
t <sub>LZBE</sub>	BLE / BHE LOW to Low-Z <sup>[10, 11]</sup>	5		5		ns
t <sub>HZBE</sub>	BLE / BHE HIGH to High-Z <sup>[12]</sup>		25		25	ns
Write Cycle <sup>[12, 13</sup>	]			•		
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	45		60		ns
t <sub>AW</sub>	Address Set-up to Write End	45		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		50		ns
$t_{BW}$	BLE / BHE LOW to Write End	50		60		ns
t <sub>SD</sub>	Data Set-up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[10, 11]</sup>		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[10]</sup>	5		10		ns

#### Notes:

<sup>9.</sup> Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to V<sub>CC</sub> typ., and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> and 30-pF load capacitance.

10. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

11. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in (b) of A<u>C</u> Test Loads. Transition is measured ±500 mV from steady-state voltage.


12. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

13. The minimum write cycle time for write cycle 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




# **Switching Waveforms**

**Read Cycle No. 1**<sup>[14, 15]</sup>



**Read Cycle No. 2**<sup>[15, 16]</sup>



Notes:

14. <u>Dev</u>ice is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{|L}$ .


15.  $\overline{WE}$  is HIGH for read cycle.

16. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.




# Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled) $^{[12, 17, 18]}$ 



Write Cycle No. 2 (CE Controlled)[12, 17, 18]



<sup>17.</sup> Data I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .


18. If  $\overline{\text{CE}}$  goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

19. During this period, the I/Os are in output state and input signals should not be applied.




# Switching Waveforms (continued)

# Write Cycle No. 3 (WE Controlled, OE LOW)[13, 18]





# Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[19]






# **Typical DC and AC Characteristics**







SUPPLY VOLTAGE (V)

# **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	X	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Ι	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	Η	High-Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High-Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High-Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Η	High-Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	X	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Write	Active (I <sub>CC</sub> )



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62136VNLL-55ZXI	51-85087	44-pin TSOP II (Pb-Free)	Industrial
	CY62136VNLL-55BAI	51-85096	48-Ball (7.00 mm x 7.00 mm) FBGA	
	CY62136VNLL-55ZSXA	51-85087	44-pin TSOP II (Pb-Free)	Automotive-A
70	CY62136VNLL-70ZXI	51-85087	44-pin TSOP II (Pb-Free)	Industrial
	CY62136VNLL-70BAI	51-85096	48-Ball (7.00 mm x 7.00 mm) FBGA	
	CY62136VNLL-70BAXA	51-85096	48-Ball (7.00 mm x 7.00 mm) FBGA (Pb-Free)	Automotive-A
	CY62136VNLL-70ZSXA	51-85087	44-pin TSOP II (Pb-Free)	
	CY62136VNLL-70ZSXE	51-85087	44-pin TSOP II (Pb-Free)	Automotive-E

Please contact your local Cypress sales representative for availability of these parts


# **Package Diagrams**


# 44-pin TSOP II (51-85087)


DIMENSION IN MM (INCH)


MAX

MIN.













# Package Diagrams (continued)

### 48-Ball (7.00 mm x 7.00 mm) FBGA (51-85096)





MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the products of their respective holders.



# **Document History Page**

Document Title: CY62136VN MoBL <sup>®</sup> 2-Mbit (128K x 16) Static RAM Document Number: 001-06510				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	426503	See ECN	RXU	New Data Sheet
*A	488954	See ECN	NXR	Added Automotive product Updated ordering Information table