# **PAC5255**

# **Power Application Controller**®

Multi-Mode Power Manager™
Configurable Analog Front End™
Application Specific Power Drivers™
ARM® Cortex®-M0 Controller Core





# **TABLE OF CONTENTS**

1. General Description	
2. PAC Family Applications	
3. Product Selection Summary	
4. Ordering Information	
5. PAC5255 Features	
6. Absolute Maximum Ratings	
7. Architectural Block Diagram	
8. Pin Configuration	
8.1. PAC5255QF	
9. Pin Description	
10. Multi-Mode Power Manager (MMPM)	. 21
10.1. Features	
10.2. Block Diagram	
10.3. Functional Description	
10.3.1. Multi-Mode Switching Supply (MMSS) Controller	.21
10.3.2. Linear Regulators	. 23
10.3.3. Power Up Sequence	. 24
10.3.4. Hibernate Mode	. 24
10.3.5. Power and Temperature Monitor	. 25
10.3.6. Voltage Reference	. 25
10.4. Electrical Characteristics	. 26
10.5. Typical Performance Characteristics	. 29
11. Configurable Analog Front End (CAFE)	.30
11.1. Block Diagram	. 30
11.2. Functional Description	. 31
11.2.1. Differential Programmable Gain Amplifier (DA)	.31
11.2.2. Single-Ended Programmable Gain Amplifier (AMP)	.31
11.2.3. General Purpose Comparator (CMP)	
11.2.4. Phase Comparator (PHC)	
11.2.5. Protection Comparator (PCMP)	. 31
11.2.6. Analog Output Buffer (BUF)	. 32
11.2.7. Analog Front End I/O (AIO)	. 32
11.2.8. Push Button (PBTN)	. 32
11.2.9. HP DAC and LP DAC	
11.2.10. ADC Pre-Multiplexer	
11.2.11. Configurable Analog Signal Matrix (CASM)	.32
11.2.12. Configurable Digital Signal Matrix (CDSM)	
11.3. Electrical Characteristics	
11.4. Typical Performance Characteristics	.38
12. Application Specific Power Drivers (ASPD)	
12.1. Features	
12.2. Block Diagram	
12.3. Functional Description	
12.3.1. Low-Side Gate Driver	
12.3.2. Ultra-High-Voltage Gate Driver	
12.3.3. High-Side Switching Transients	
12.3.4. Open-Drain Drivers	
12.3.5. Power Drivers Control.	
12.3.6. Gate Driver Fault Protection.	
12.3.7. Low-Speed Clock Output	
12.4. Electrical Characteristics	



12.5. Typical Performance Characteristics	48
13. ADC with Auto-Sampling Sequencer	50
13.1. Block Diagram	50
13.2. Functional Description	
13.2.1. ADC	
13.2.2. Auto-Sampling Sequencer	
13.2.3. EMUX Control	
13.3. Electrical Characteristics	
14. Memory System	
14.1. Features	
14.2. Block Diagram	
14.3. Functional Description	
14.3.1. Program and Data FLASH	
14.3.2. SRAM	
14.4. Electrical Characteristics	
15. Clock Control System	
15.1. Features	
15.2. Block Diagram	
15.3. Functional Description	
15.3.1. Free Running Clock (FRCLK)	
15.3.2. Fast Clock (FCLK) 15.3.3. High-Speed Clock (HCLK)	
15.3.4. Auxiliary Clock (ACLK)	
15.3.5. Clock Gating	
15.3.6. Ring Oscillator (ROSC)	
15.3.7. Trimmed 4MHz RC Oscillator	
15.3.8. Internal Slow RC Oscillator	
15.3.9. Crystal Oscillator Driver	
15.3.10. External Clock Input	
15.3.11. PLL	
15.4. Electrical Characteristics	
16. ARM Cortex-M0 Microcontroller Core	
16.1. Features	
16.2. Block Diagram	
16.3. Functional Description	
16.4. Electrical Characteristics	
16.5. Typical Performance Characteristics	
17. I/O Controller	
17.1. Features	
17.2. Block Diagram	59
17.3. Functional Description	
17.4. Electrical Characteristics	60
18. Serial Interface	61
18.1. Block Diagram	61
18.2. Functional Description	
18.2.1. I <sup>2</sup> C Controller	
18.3. UART Controller	
18.4. SPI Controller	
18.5. Dynamic Characteristics	
19. Timers	
19.1. Block Diagram	
19.2. Functional Description	
19.2.1. Timer A	
19.2.2. Timer B	



19.2.3. Timer C	68
19.2.4. Timer D	
19.2.5. Watchdog Timer	
19.2.6. SOC Bus Watchdog Timer	
19.2.7. Wake-Up Timer	
19.2.8. Real-Time Clock	
20. Thermal Characteristics	70
21. Application Examples	71
22. Package Outline and Dimensions	
22.1. TQFN1010-57 Package Outline and Dimensions	
23. Legal Information	



# **LIST OF TABLES**

Table 1. Product Selection Summary	9
Table 2. Ordering Information	
Table 3. Absolute Maximum Ratings	
Table 4. Multi-Mode Power Manager and System Pin Description	15
Table 5. Configurable Analog Front End Pin Description	
Table 6. Application Specific Power Drivers Pin Description	
Table 7. I/O Ports Pin Description	
Table 8. I/O Ports Pin Description (Continued)	
Table 9. Multi-Mode Switching Supply Controller Electrical Characteristics	
Table 10. Linear Regulators Electrical Characteristics	
Table 11. Power System Electrical Characteristics	
Table 12. Differential Programmable Gain Amplifier (DA) Electrical Characteristics	
Table 13. Single-Ended Programmable Gain Amplifier (AMP) Electrical Characteristics	
Table 14. General Purpose Comparator (CMP) Electrical Characteristics	
Table 15. Phase Comparator (PHC) Electrical Characteristics	
Table 16. Protection Comparator (PCMP) Electrical Characteristics	
Table 17. Analog Output Buffer (BUF) Electrical Characteristics	
Table 18. Analog Front End I/O (AIO) Electrical Characteristics	
Table 19. Push Button (PBTN) Electrical Characteristics	
Table 20. HP DAC and LP DAC Electrical Characteristics	
Table 21. Power Driver Resources by Part Number	
Table 22. Microcontroller Port and PWM to Power Driver Mapping	
Table 23. Power Driver Propgation Delay	
Table 24. Gate Drivers Electrical Characteristics	
Table 25. Open-Drain Drivers Electrical Characteristics	
Table 26. Power Drivers Module Electrical Characteristics	
Table 27. ADC and Auto-Sampling Sequencer Electrical Characteristics	
Table 28. Memory System Electrical Characteristics	
Table 29. Clock Control System Electrical Characteristics	
Table 30. Microcontroller and Clock Control System Electrical Characteristics	
Table 31. I/O Controller Electrical Characteristics	
Table 32. Serial Interface Dynamic Characteristics	
Table 33. <sup>1</sup> 2C Dynamic Characteristics	
Table 34. SPI Dynamic Characteristics	
Table 35. Thermal Characteristics	70



# **LIST OF FIGURES**

Figure 1-1. Power Application Controller	7
Figure 2-1. Simplified Application Diagram	8
Figure 7-1. Architectural Block Diagram	13
Figure 8-1. PAC5255QF Pin Configuration (TQFN1010-57 Package)	14
Figure 9-1. Power Supply Bypass Capacitor Routing	20
Figure 10-1. Multi-Mode Power Manager	21
Figure 10-2. Buck Mode	
Figure 10-3. Ultra-High-Voltage Buck Mode	22
Figure 10-4. AC/DC Flyback Mode	23
Figure 10-5. Linear Regulators	
Figure 10-6. Power Up Sequence	
Figure 11-1. Configurable Analog Front End	
Figure 12-1. Application Specific Power Drivers	
Figure 12-2. Typical Gate Driver Connections	
Figure 12-3. High-Side Switching Transients and Optional Circuitry	
Figure 13-1. ADC with Auto-Sampling Sequencer	
Figure 14-1. Memory System	
Figure 15-1 Clock Control System	
Figure 16-1. ARM Cortex-M0 Microcontroller Core	
Figure 17-1. I/O controller	
Figure 18-1. Serial Interface	
Figure 18-2 <sup>-</sup> I2C Timing Diagram	
Figure 18-3. SPI Timing Diagram	
Figure 19-1. Timers A, B, C, and D	
Figure 19-2. SOC Bus Watchdog and Wake-Up Timer	
Figure 19-3. Real-Time Clock and Watchdog Timer	
Figure 21-1. 3-Phase Motor Using PAC5255 (Simplified Diagram)	
Figure 21-2. Solar Micro-Inverter Using PAC5255 (Simplified Diagram)	
Figure 21-3. Motor with LED Lighting Using PAC5255 (Simplified Diagram)	
Figure 22-1. TQFN1010-57	73
Table 22-1 Dimensions	73




#### 1. GENERAL DESCRIPTION

The PAC5255 belongs to Active-Semi's broad portfolio of full-featured Power Application Controller® (PAC) products that are highly optimized for controlling and powering next generation smart energy appliances, devices, and equipment. These application controllers integrate a 50MHz ARM® Cortex®-M0 32-bit microcontroller core with Active-Semi's proprietary and patent-pending Multi-Mode Power Manager<sup>TM</sup>, Configurable Analog Front End<sup>TM</sup>, and Application Specific Power Drivers<sup>TM</sup> to form the most compact microcontroller-based power and general purpose application systems ranging from digital power supply to motor control. The PAC5255 microcontroller features up to 32kB of embedded FLASH and 8kB of SRAM memory, a high-speed 10-bit 1µs analog-to-digital converter (ADC) with dual auto-sampling sequencers, 5V/3.3V I/Os, flexible clock sources, timers, a versatile 14-channel PWM engine, and several serial interfaces.

The Multi-Mode Power Manager (MMPM) provides "all-in-one" efficient power management solution for multiple types of power sources. It features a configurable multi-mode switching supply controller capable of operating in buck, flyback, or boost mode, and up to four linear regulated voltage supplies. The Application Specific Power Drivers (ASPD) are high-voltage and ultra-high-voltage power drivers designed for each target set of control applications, including half bridge, H-bridge, 3-phase, intelligent power module (IPM), and general purpose driving. The Configurable Analog Front End (CAFE) comprises differential programmable gain amplifiers, single-ended programmable gain amplifiers, comparators, digital-to-analog converters, and I/Os for programmable and inter-connectible signal sampling, feedback amplification, and sensor monitoring of multiple analog input signals. Together, these modules and microcontroller enable a wide range of compact applications with highly integrated power management, driving, feedback, and control for DC supply up to 52V and for line AC supply.

In addition, this device contains a  $2^{nd}$  clock source that can be configured to be output on a device pin, for various application uses. This pin may be routed to a digital input pin on the MCU to support clock sampling, without adding any additional PCB components. This helps implement safety standards such as IEC 60730 Class B Safety.

Figure 1-1. Power Application Controller




The PAC5255 is available in a 57-pin 10x10 TQFN package. The PAC family includes a range of part numbers optimized to work with different targeted primary applications.



# 2. PAC FAMILY APPLICATIONS

- General purpose high-voltage system controllers
- Home appliances
- Power tools
- Motor controllers
- LED lighting controllers
- Uninterruptible power supply (UPS)
- Solar micro-inverters
- Wireless power controllers
- Digital power controllers
- Industrial applications

Figure 2-1. Simplified Application Diagram





# 3. PRODUCT SELECTION SUMMARY

**Table 1. Product Selection Summary** 

		POW MANA		_	NAL	IGUR OG F END	RON		APPLICATION SPECIFIC POWER DRIVERS MICROCONTROLLER									
PART NUMBER	PIN PKG	INPUT VOLTAGE	SWMULTI-MODE	DIFF-PGA	PGA	COMPARATOR	DAC	ADC CHANNEL	POWER DRIVER	PWM CHANNEL	PROTECTFAULT	SPEED (MHz)	FLASH (kB)	SRAM (kB)	GPIO	INTERFACE	XTAL	PRIMARY APPLICATIO N
PAC5255	57-pin 10x10 TQFN	5.2- 52V	Υ	3	4	10	2	9	6 LS (1A/1A) 3 HS (0.25A/0.5A) 1 OD (23V/40mA)	9	Int + Ext	50	32	8	25	SPI I <sup>2</sup> C UART SWD	Υ	UHV 3 half bridge, 3-phase control

Notes: DIFF-PGA = differential programmable gain amplifier, GD = gate driver, HS = high-side , LS = low-side, OD = open-drain driver, PGA = programmable gain amplifier, UHV = ultra-high-voltage.

# 4. ORDERING INFORMATION

## **Table 2. Ordering Information**

PART NUMBER <sup>(1)</sup>	TEMPERATURE RANGE	PACKAGE	PINS	PACKING
PAC5255QF	-40°C to 105°C	TQFN1010-57	57 + Exposed Pad	Tray

<sup>(1)</sup> See *Product Selection Summary* for product features for each part number.



#### 5. PAC5255 FEATURES

- Proprietary Multi-Mode Power Manager
  - Multi-mode switching supply controller configurable as high-voltage or ultra-high-voltage buck, AC/DC or flyback
  - ◆ DC supply up to 52V or line AC input
  - ◆ 4 linear regulators with power and hibernate management
  - Power and temperature monitor, warning, and fault detection
- Proprietary Configurable Analog Front End
  - ◆ 10 analog front end I/O pins
  - 3 differential programmable gain amplifiers
  - ◆ 4 single-ended programmable gain amplifiers
  - ◆ 10 comparators
  - ◆ 2 DACs (10-bit and 8-bit)
- Proprietary Application Specific Power Drivers
  - ◆ 6 low-side and 3 600V high-side gate drivers
  - ◆ 1A/1A low-side, 0.25A/0.5A high-side, gate driving capability
  - ◆ 2 23V/40mA open-drain drivers
  - Configurable delays and fast fault protection
  - ◆ Low-speed clock output (290Hz 1.16kHz)
- 50MHz ARM Cortex-M0 32-bit microcontroller core
  - ◆ Fast single cycle 32-bit x 32-bit multiplier
  - ◆ 24-bit SysTick timer
  - Nested vectored interrupt controller (NVIC) with 20 external interrupts
  - Wake-up interrupt controller allowing power-saving sleep modes
  - Clock-gating allowing low power operation
- 32kB FLASH and 8kB SRAM memory
- 10-bit 1µs ADC with multi-input/multi-sample control engine
  - ◆ 9 ADC inputs including input from configurable analog front end
- 3.3V I/Os
  - ◆ 2 general purpose I/Os with tri-state, and dedicated analog input to ADC
- True 5V I/Os
  - ◆ 13 general purpose I/Os with tri-state, pull-up and pull-down and dedicated I/O supply
  - ◆ Configurable between true 5V and 3.3V I/Os
- Flexible clock and PLL from internal 2% oscillator, ring oscillator, external clock, or crystal
- 9 timing generators
  - Four 16-bit timers with up to 16 PWM/CC blocks and 7 independent dead-time controllers
  - ◆ 24-bit watchdog timer
  - ◆ 4s or 8s watchdog timer
  - ◆ 24-bit real time clock
  - ◆ 24-bit SysTick timer
  - ♦ Wake-up timer for sleep modes from 0.125s to 8s
- SPI, I<sup>2</sup>C, and UART communication interfaces



■ SWD debug interface with interface disable function



# 6. ABSOLUTE MAXIMUM RATINGS

## **Table 3. Absolute Maximum Ratings**

(Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)


	PARAMETER	VALUE	UNIT
VHM, DRM to VSSP		-0.3 to 54	V
VP to VSS		-0.3 to 20	V
CSM, REGO to VSS	$-0.3$ to $V_P + 0.3$	V	
VSYS, AIO6/ to VSS		-0.3 to 6	V
VCC33 to VSS		-0.3 to 4.1	V
VCC18 to VSS		-0.3 to 2.5	V
AIOx/ (except AIO6/), VCCIO, CLKOU	T/ENHS2 to VSS	-0.3 to V <sub>SYS</sub> + 0.3	V
PDx/, PEx/ to VSS		-0.3 to V <sub>CCIO</sub> + 0.3	V
XIN, XOUT to VSS		-0.3 to V <sub>CC18</sub> + 0.3	V
PCx/ to VSSA	-0.3 to V <sub>CC33</sub> + 0.3	V	
DRLx to VSSP	$-0.3$ to $V_P + 0.3$	V	
DXBx to VSSP	-0.3 to 630	V	
DXSx to VSSP	-11 to 610	V	
$DXSx$ allowable offset slew rate $(dV_{DXSx}/dt)$	-50 to 50	V/ns	
DXBx, DXHx to respective DXSx		-0.3 to 22	V
OMx to VSSP		-0.3 to 24	V
VSSP, VSSA to VSS		-0.3 to 0.3	V
VSS, VSYS, DRM, DRLx, DXHx, REGO,	OMx RMS current <sup>(1)</sup>	0.2	A <sub>RMS</sub>
VSSP RMS current <sup>(1)</sup>	0.4	A <sub>RMS</sub>	
VP RMS current <sup>(1)</sup>	0.6	A <sub>RMS</sub>	
Operating temperature range	-40 to 105	°C	
	Human body model (JEDEC)	2	kV
Electrostatic discharge (ESD)	Charge device model (JEDEC)	800	V
	Machine model (JEDEC)	200	V

<sup>(1)</sup> Peak current can be 10 times higher than RMS value for pulses shorter than 10µs.



# 7. ARCHITECTURAL BLOCK DIAGRAM

Figure 7-1. Architectural Block Diagram






## 8. PIN CONFIGURATION

## 8.1. PAC5255QF

Figure 8-1. PAC5255QF Pin Configuration (TQFN1010-57 Package)





# 9. PIN DESCRIPTION

Table 4. Multi-Mode Power Manager and System Pin Description

PIN NAME	PIN NUMBER	ТҮРЕ	DESCRIPTION		
CSM	20	Analog	Switching supply current sense input. Connect to the positive side of the current sense resistor.		
DRM	23	Analog	Switching supply driver output. Connect to the base or gate of the external power NPN or n-channel MOSFET. See <i>PAC User Guide</i> and application notes.		
EP (VSS)	EP	Power	Exposed pad. Must be connected to $V_{ss}$ in a star ground configuration. Connect to a lar PCB copper area for power dissipation heat sinking.		
REGO	19	Power	System regulator output. Connect to $V_{\mbox{\scriptsize SYS}}$ directly or through an external power-dissipating resistor.		
VCC18	2	Power	Internally generated 1.8V core power supply. Connect a $2.2\mu F$ or higher value ceramic capacitor from $V_{\text{CC18}}$ to $V_{\text{SSA}}$ . See Figure 9-1. Power Supply Bypass Capacitor Routing below.		
VCC33	5	Power	Internally generated 3.3V power supply. Connect a $2.2\mu F$ or higher value ceramic capacitor from $V_{\text{CC33}}$ to $V_{\text{SSA}}$ . See PCB layout note below.		
VCCIO	56	Power	Internally generated digital I/O power supply. Connect a $4.7\mu F$ or higher value ceramic capacitor from $V_{\text{CCIO}}$ to $V_{\text{SSA}}$ . See Figure 9-1. Power Supply Bypass Capacitor Routing below.		
VHM	22	Power	Switching supply controller supply input. Connect a $1\mu F$ or higher value ceramic capacitor, or a $0.1\mu F$ ceramic capacitor in parallel with a $10\mu F$ or higher electrolytic capacitor from $V_{\text{HM}}$ to $V_{\text{SSP}}$ . This pin requires good capacitive bypassing to $V_{\text{SSP}}$ , so the ceramic capacitor must be connected with a shorter than 10mm trace from the pin. See Figure 9-1. Power Supply Bypass Capacitor Routing below.		
VP	21	Power	Main power supply. Provides power to the power drivers as well as voltage feedback path for the switching supply. Connect a properly sized supply bypass capacitor in parallel with a $0.1\mu F$ ceramic capacitor from $V_P$ pin to $V_{SS}$ for voltage loop stabilization. This pin requires good capacitive bypassing to $V_{SS}$ , so the ceramic capacitor must be connected with a shorter than 10mm trace from the pin. See See Figure 9-1. Power Supply Bypass Capacitor Routing below.		
VSS	7	Power	Ground.		
VSSA	6	Power	Analog ground. Connect to $V_{\text{SS}}$ in a star ground configuration.		
VSSP	24	Power	Power ground. Connect to $V_{\text{SS}}$ in a star ground configuration.		
VSYS	18	Power	$5V$ system power supply. Connect a $4.7\mu F$ or higher value ceramic capacitor from $V_{SYS}$ to $V_{SSP}$ . See Figure 9-1. Power Supply Bypass Capacitor Routing below.		
XIN	57	Analog	Crystal oscillator driver input. Leave floating if unused.		
XOUT	1	Analog	Crystal oscillator driver output. Leave floating if unused.		



**Table 5. Configurable Analog Front End Pin Description** 

PIN NAME	PIN NUMBER	FUNCTION	ТҮРЕ	DESCRIPTION
4700 75 4 037		AIO0	I/O	Analog front end I/O 0.
AIO0/DA0N	8	DA0N	Analog	Differential PGA 0 negative input.
		AIO1	I/O	Analog front end I/O 1.
AIO1/DA0P/PCMP0	9	DA0P	Analog	Differential PGA 0 positive input.
		PCMP0	Analog	Protection comparator input 0.
ATOD/D AAN	10	AIO2	I/O	Analog front end I/O 2.
AIO2/DA1N	10	DA1N	Analog	Differential PGA 1 negative input.
		AIO3	I/O	Analog front end I/O 3.
AIO3/DA1P/PCMP1	11	DA1P	Analog	Differential PGA 1 positive input.
		PCMP1	Analog	Protection comparator input 1.
ALO 4/D A ON	12	AIO4	I/O	Analog front end I/O 4.
AIO4/DA2N	12	DA2N	Analog	Differential PGA 2 negative input.
		AIO5	I/O	Analog front end I/O 5.
AIO5/DA2P/PCMP2	13	DA2P	Analog	Differential PGA 2 positive input.
		PCMP2	Analog	Protection comparator input 2.
		AIO6	I/O	Analog front end I/O 6.
		AMP6	Analog	PGA input 6.
AIO6/AMP6/CMP6/BUF6/PBTN	14	CMP6	Analog	Comparator input 6.
		BUF6	Analog	Buffer output 6.
		PBTN	Analog	Push button input.
		AIO7	I/O	Analog front end I/O 7.
AIO7AMP7/CMP7/PHC7	15	AMP7	Analog	PGA input 7.
	15	CMP7	Analog	Comparator input 7.
		PHC7	Analog	Phase comparator input 7.
		AIO8	I/O	Analog front end I/O 8.
ALOO/AMDO/CMDO/DUICO	16	AMP8	Analog	PGA input 8.
AIO8/AMP8/CMP8/PHC8	16	CMP8	Analog	Comparator input 8.
		PHC8	Analog	Phase comparator input 8.
		AIO9	I/O	Analog front end I/O 9.
A IOO/A MDO/CMDO/DIJCO	17	AMP9	Analog	PGA input 9.
AIO9/AMP9/CMP9/PHC9	17	СМР9	Analog	Comparator input 9.
		PHC9	Analog	Phase comparator input 9.



# **Table 6. Application Specific Power Drivers Pin Description**

PIN NAME	PIN NUMBER	ТҮРЕ	DESCRIPTION
DRL0	25	Analog	Low-side gate driver 0.
DRL1	26	Analog	Low-side gate driver 1.
DRL2	27	Analog	Low-side gate driver 2.
DRL3	29	Analog	Low-side gate driver 3.
DRL4	32	Analog	Low-side gate driver 4.
DRL5	33	Analog	Low-side gate driver 5.
DXB0	36	Analog	Ultra-high-voltage high-side gate driver bootstrap 0.
DXB1	39	Analog	Ultra-high-voltage high-side gate driver bootstrap 1.
DXB2	42	Analog	Ultra-high-voltage high-side gate driver bootstrap 2.
DXH0	35	Analog	Ultra-high-voltage high-side gate driver 0.
DXH1	38	Analog	Ultra-high-voltage high-side gate driver 1.
DXH2	41	Analog	Ultra-high-voltage high-side gate driver 2.
DXS0	34	Analog	Ultra-high-voltage high-side gate driver source 0.
DXS1	37	Analog	Ultra-high-voltage high-side gate driver source 1.
DXS2	40	Analog	Ultra-high-voltage high-side gate driver source 2.
CLKOUT/ENHS2	30	0	Low-speed clock output/High-side driver group 2 control enable output.
OM0	28	OD	Medium-voltage open-drain driver 0.
OM2	31	OD	Medium-voltage open-drain driver 2.

# **Table 7. I/O Ports Pin Description**

PIN NAME	PIN NUMBER	FUNCTION	TYPE	DESCRIPTION
DC2/AD2	4	PC2	I/O	I/O port C2.
PC2/AD2	4	AD2	Analog	ADC input 2.
DC2/AD2	2	PC3	I/O	I/O port C3.
PC3/AD3	3	AD3	Analog	ADC input 3.
DD0/CWDIO	40	PD0	I/O	I/O port D0.
PD0/SWDIO	49	SWDIO	I/O	Serial wire debug I/O.
		PD1	I/O	I/O port D1.
PD1/SWDCL/EXTCLK	48	SWDCL	I	Serial wire debug clock.
		EXTCLK	I	External clock.
		PD2	I/O	I/O port D2.
DD2/DM/MA 2/DM/MA A/DM/MAD2	47	PWMA3	I/O	Timer A PWM/capture 3.
PD2/PWMA3/PWMA4/PWMB0	47	PWMA4	I/O	Timer A PWM/capture 4.
		PWMB0	I/O	Timer B PWM/capture 0.
		PD3	I/O	I/O port D3.
DD2/DV-74445/DV-74454	46	PWMA5	I/O	Timer A PWM/capture 5.
PD3/PWMA5/PWMA7/PWMB1		PWMA7	I/O	Timer A PWM/capture 7.
		PWMB1	I/O	Timer B PWM/capture 1.
DD4/DW24D4	45	PD4	I/O	I/O port D4.
PD4/PWMD1	45	PWMD1	I/O	Timer D PWM/capture 1.
		PD5	I/O	I/O port D5.
PD5/PWMA5/PWMC1	44	PWMA5	I/O	Timer A PWM/capture 5.
		PWMC1	I/O	Timer C PWM/capture 1.
		PD6	I/O	I/O port D6.
PD6/PWMA7/PWMB1	43	PWMA7	I/O	Timer A PWM/capture 7.
		PWMB1	I/O	Timer B PWM/capture 1.
DEO/CDICL IV	50	PE0	I/O	I/O port E0.
PEO/SPICLK	50	SPICLK	I/O	SPI clock.
		PE1	I/O	I/O port E1.
PE1/SPIMOSI/UARTTX	51	SPIMOSI	I/O	SPI master out slave in (MOSI).
		UARTTX	0	UART transmit output.
		PE2	I/O	I/O port E2.
PE2/SPIMISO/UARTRX	52	SPIMISO	I/O	SPI master in slave out (MISO).
		UARTRX	I	UART receive input.
	•			




# Table 8. I/O Ports Pin Description (Continued)

PIN NAME	PIN NUMBER	FUNCTION	ТҮРЕ	DESCRIPTION
		PE3	I/O	I/O port E3.
PE3/SPICS0/nRESET1	53	SPICS0	О	SPI chip select 0.
		nRESET1	I	Reset input 1 (active low).
		PE4	I/O	I/O port E4.
PE4/SPICS1/I2CSCL	54	SPICS1	О	SPI chip select 1.
		I2CSCL	I/O	I2C clock.
		PE5	I/O	I/O port E5.
PE5/SPICS2/I2CSDA	55	SPICS2	О	SPI chip select 2.
		I2CSDA	I/O	I2C data.



Figure 9-1. Power Supply Bypass Capacitor Routing






## 10. MULTI-MODE POWER MANAGER (MMPM)

#### 10.1. Features

- Multi-mode switching supply controller configurable as high voltage or ultra-high-voltage buck, flyback AC/DC
- DC supply up to 52V or line AC input
- 4 linear regulators with power and hibernate management
- Power and temperature monitor, warning, and fault detection

## 10.2. Block Diagram

Figure 10-1. Multi-Mode Power Manager



#### 10.3. Functional Description

The Multi-Mode Power Manager (Figure 10-1) is optimized to efficiently provide "all-in-one" power management required by the PAC and associated application circuitry from a wide range of input power sources. It incorporates a dedicated multi-mode switching supply (MMSS) controller operable as a buck, flyback, or boost converter to efficiently convert power from a DC or AC input source to generate a main supply output  $V_P$ . Four linear regulators provide  $V_{SYS}$ ,  $V_{CCIO}$ ,  $V_{CC33}$ , and  $V_{CC18}$  supplies for 5V system, 5V or 3.3V I/O, 3.3V mixed signal, and 1.8V microcontroller core circuitry. The power manager also handles system functions including internal reference generation, timers, hibernate mode management, and power and temperature monitoring.

## 10.3.1. Multi-Mode Switching Supply (MMSS) Controller

The MMSS controller drives an external power transistor for pulse-width modulation switching of an inductor or transformer for power conversion. The DRM output drives the gate of the n-channel MOSFET or the base of the NPN between the  $V_{\text{HM}}$  on state and  $V_{\text{SSP}}$  off state at proper duty cycle and switching frequency to ensure that the main supply voltage  $V_{\text{P}}$  is regulated. The  $V_{\text{P}}$  regulation voltage is initially set to 15V during start up, and can be reconfigured to be 12V



or 13.8V by the microcontroller after initialization<sup>1</sup>. When  $V_P$  is lower than the target regulation voltage, the internal feedback control circuitry causes the inductor current to increase to raise  $V_P$ . Conversely, when  $V_P$  is higher than the regulation voltage, the feedback loop control causes the inductor current to decrease to lower  $V_P$ . The feedback loop is internally stabilized. The output current capability of the switching supply is determined by the external current sense resistor. In the high-side current sense buck mode, the inductor current signal is sensed differentially between the CSM pin and  $V_P$ , and has a peak current limit threshold of 0.26V. In the low-side current sense flyback or boost mode, the inductor current signal is sensed differentially between the CSM pin and  $V_{SSP}$ , and has a peak current limit threshold of 1V.

The MMSS controller is flexible and configurable as a buck, flyback, or boost converter. Input sources include battery supply for buck mode (Figure 10-2), and AC line supply voltage range for ultra-high-voltage buck mode (Figure 10-3), AC/DC flyback mode (Figure 10-4). The MMSS controller operational mode is determined by external configuration and register setting from the microcontroller after power up. It can operate in either high-side or low-side current sense mode, and does not require external feedback loop compensation circuitry. For optional extended application range, the MMSS also incorporates additional digital control by the microcontroller to add accurate computations for outer feedback loop control such as power factor correction and accurate current control.

Figure 10-2. Buck Mode






Figure 10-3. Ultra-High-Voltage Buck Mode



<sup>1</sup> Note that on any device with ultra high-voltage drivers (PAC525X), it is invalid to set VP to less than 12V.



Figure 10-4. AC/DC Flyback Mode



The MMSS detects and selects between high-side and low-side mode during start up based on the placement of the current sense resistor and the CSM pin voltage. It employs a safe start up mode with 9.5kHz switching frequency until  $V_P$  exceeds 4.3V under-voltage-lockout threshold, then transitions to the 45kHz default switching frequency for at least 6ms to bring  $V_P$  close to the target voltage, before enabling the linear regulators. Any extra load should only be applied after the supplies are available and the microprocessor has initialized. The switching frequency can be reconfigured by the microprocessor to be 181kHz to 500kHz in the high switching frequency mode for battery-based applications, and to be 45kHz to 125kHz in the low switching frequency mode for AC applications. Upon initialization, the microcontroller must reconfigure the MMSS to the desired settings for  $V_P$  regulation voltage, switching mode, switching frequency, and  $V_{HM}$  clamp. Refer to the PAC application notes and user guide for MMSS controller design and programming.


If a stable external 4.5V to 18V power source is available, it can power the  $V_P$  main supply and all the linear regulators directly without requiring the MMSS controller to operate. In such applications,  $V_{HM}$  can be connected directly to  $V_P$  and the microcontroller should disable the MMSS upon initialization to reduce power loss.

#### 10.3.2. Linear Regulators

The MMPM includes up to four linear regulators. The system supply regulator is a medium voltage regulator that takes the  $V_P$  supply and sources up to 200mA at REGO until  $V_{SYS}$ , externally coupled to REGO, reaches 5V. This allows a properly rated external resistor to be connected from REGO to  $V_{SYS}$  to close the current loop and offload power dissipation between  $V_P$  and  $V_{SYS}$ . Once  $V_{SYS}$  is above 4V, the three additional 40mA linear regulators for  $V_{CCIO}$ ,  $V_{CC33}$ , and  $V_{CC18}$  supplies sequentially power up. Figure 10-5 shows typical circuit connections for the linear regulators. For 5V I/O systems, short the  $V_{CCIO}$  pin to  $V_{SYS}$  to bypass the  $V_{CCIO}$  regulator. For 3.3V I/O systems, the  $V_{CCIO}$  regulator generates 3.3V. The  $V_{CC33}$  and  $V_{CC18}$  regulators generate 3.3V and 1.8V, respectively. When  $V_{SYS}$ ,  $V_{CCIO}$ ,  $V_{CC33}$ , and  $V_{CC18}$  are all above their respective power good threshold, and the configurable power on reset duration has expired, the microcontroller is initialized.




Figure 10-5. Linear Regulators



#### 10.3.3. Power Up Sequence

The MMPM follows a typical power up sequence as in the Figure 10-6 below. A typical sequence begins with input power supply being applied, followed by the 'safe start' and 'start up' delays to bring the switching supply output  $V_P$  to 15V, before the linear regulators are enabled. When all the supplies are ready, the internal clocks become available, and the microcontroller starts executing from the program memory. During initialization, the micro-controller can reconfigure the switching supply to a different  $V_P$  regulation voltage such as 12V or 13.8V and to an appropriate switching frequency and switching mode. The total loading on the switching supply must be kept below 25% of the maximum output current until after the reconfiguration of the switching supply is complete. For AC input supply applications, the start up sequence includes an additional charging time for  $V_{HM}$  depending on the start-up resistor and capacitor values.

Figure 10-6. Power Up Sequence



#### 10.3.4. Hibernate Mode

The IC can go into an ultra-low power hibernate mode via the microcontroller firmware or via the optional push button (PBTN, see *Push Button* description in *Configurable Analog Front End*). In hibernate mode, only a minimal amount (typically  $18\mu A$ ) of current is used by  $V_{HM}$ , and the MMSS controller and all internal regulators are shut down to eliminate power drain from the output supplies. The system exits hibernate mode after a wake-up timer duration (configurable from 125ms to 8s or infinite) has expired or, if push button enabled, after an additional push button event has been detected. When exiting the hibernate mode, the power manager goes through the start up cycle and the microcontroller is



reinitialized. Only the persistent power manager status bits (resets and faults) are retained during hibernation.

#### 10.3.5. Power and Temperature Monitor

Whenever any of the  $V_{SYS}$ ,  $V_{CCIO}$ ,  $V_{CCI3}$ , or  $V_{CCI3}$  power supplies falls below their respective power good threshold voltage, a fault event is detected and the microcontroller is reset. The microcontroller stays in the reset state until  $V_{SYS}$ ,  $V_{CCIO}$ ,  $V_{CC33}$ , and  $V_{CCI3}$  supply rails are all good again and the reset time has expired. A microcontroller reset can also be initiated by a maskable temperature fault event that occurs when the IC temperature reaches 170°C. The fault status bits are persistent during reset, and can be read by the microcontroller upon re-initialization to determine the cause of previous reset.

A power monitoring signal  $V_{MON}$  is provided onto the ADC pre-multiplexer for monitoring various internal power supplies.  $V_{MON}$  can be set to be  $V_{CC18}$ ,  $0.4 \cdot V_{CC33}$ ,  $0.4 \cdot V_{CC10}$ ,  $0.4 \cdot V_{SYS}$ ,  $0.1 \cdot V_{REGO}$ ,  $0.1 \cdot V_{P}$ ,  $0.0333 \cdot V_{HM}$ , or the internal compensation voltage  $V_{COMP}$  for switching supply power monitoring.

For power and temperature warning, a  $V_P$  low event at 77% of the regulation voltage and an IC temperature warning event at 140°C are provided as maskable interrupts to the microcontroller. These warnings allow the microcontroller to safely power down the system.

In addition to the temperature warning interrupt and fault reset, a temperature monitor signal  $V_{TEMP} = 1.5 + 5.04e-3 \cdot (T - 25^{\circ}C)$  (V) is provided onto the ADC pre-multiplexer for IC temperature measurement.

#### 10.3.6. Voltage Reference

The reference block includes a 2.5V high precision reference voltage that provides the 2.5V reference voltage for the ADC, the DACs, and the 4-level programmable threshold voltage  $V_{THREF}$  (0.1V, 0.2V, 0.5V, and 1.25V).



# **10.4.** Electrical Characteristics

# **Table 9. Multi-Mode Switching Supply Controller Electrical Characteristics**

( $V_{\text{HM}}$  = 24V,  $V_{\text{P}}$  = 12V, and  $T_{\text{A}}$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Input Supply	(V <sub>HM</sub> )		•			-
$I_{HIB;VHM}$	$V_{\scriptsize {\scriptsize HM}}$ hibernate mode supply current	V <sub>HM</sub> , hibernate mode		18	36	μА
$I_{\text{SU;VHM}}$	V <sub>HM</sub> start up supply current	V <sub>HM</sub> < V <sub>UVLOR;VHM</sub>		75	120	μA
$I_{\mathrm{OP;VHM}}$	$V_{\mbox{\tiny HM}}$ operating supply current	DRM floating		0.3	0.5	mA
V <sub>OP:VHM</sub>	$V_{\mbox{\tiny HM}}$ operating voltage range	DC/DC enabled	5.2		52	V
$V_{\text{UVLOR;VHM}}$	V <sub>HM</sub> under-voltage lockout rising		13.5	14.5	16	V
$V_{\text{UVLOF;VHM}}$	$V_{\mbox{\tiny HM}}$ under-voltage lockout falling		6.8	7.5	8.1	V
$V_{\text{CLAMP;VHM}}$	$V_{\mbox{\tiny HM}}$ clamp voltage	Clamp enabled, sink current = 100µA		23	26.6	V
$I_{\text{CLAMP;VHM}}$	V <sub>HM</sub> clamp sink current limit	Clamp enabled	0.72	1.2		mA
Output Suppl	ly and Feedback (V <sub>P</sub> )		•			
$V_{\text{REG;VP}}$	V <sub>P</sub> output regulation voltage	Programmable to 9V, 12V, 13.8V or 15V Load = 0 to 500mA	-7	-1	5	%
k <sub>POK;VP</sub>	V <sub>P</sub> power OK threshold	V <sub>P</sub> rising, hysteresis = 10%	82	87	92	%
k <sub>ovp;vp</sub>	V <sub>P</sub> over voltage protection threshold	V <sub>P</sub> rising, hysteresis = 15% MMPM Controller Enabled		136		%
Switching Co	ntrol		•			•
f <sub>SWMACC;DRM</sub>	Switching frequency accuracy		-10		10	%
C		High frequency mode, 8 settings	181		500	1.77
$f_{\text{SWM;DRM}}$	Switching frequency programmable range	Low frequency mode, 8 settings	45		125	kHz
$f_{SSU;DRM}$	Safe start up switching frequency			9.5		kHz
t <sub>ONMIN;DRM</sub>	Minimum on time			440	_	nS
		Low duty-cycle & Low-frequency mode		25		%
toffmin;drm	Minimum off time	Low duty-cycle & High-frequency mode		440		nS
		High duty-cycle mode		820		nS



SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Current Sens	e (CSM Pin)					
V <sub>DET;CSM</sub>	CSM mode detection threshold	Rising, hysteresis = 50mV	0.40	0.55	0.69	V
V <sub>HSLIM;CSM</sub>	High-side current limit threshold	181kHz, duty = 25%, relative to VP	0.17	0.26	0.35	V
V <sub>LSLIM;CSM</sub>	Low-side current limit threshold	45kHz, duty = 25%	0.7	1	1.48	V
t <sub>BLANK;CSM</sub>	Current sense blanking time			200		ns
17	Low-side abnormal current sense	V <sub>P</sub> < 4.3V		0.8		
$V_{PROT;CSM}$	protection threshold	V <sub>P</sub> > 4.3V		1.9		V
Gate Driver (	Output (DRM Pin)		_			
V <sub>OH;DRM</sub>	High-level output voltage	I <sub>DRM</sub> = -20mA	V <sub>HM</sub> -1.4			V
$V_{\text{OL;DRM}}$	Low-level output voltage	I <sub>DRM</sub> = 20mA			0.6	V
$I_{\text{OH;DRM}}$	High-level output source current	$V_{DRM} = V_{HM} - 5V$		-0.1		A
$I_{\mathrm{OL;DRM}}$	Low-level output sink current	$V_{DRM} = 5V$		0.25		A
$t_{PD;DRM}$	Strong pull down pulse width	High-side current sense mode		240		ns



## **Table 10. Linear Regulators Electrical Characteristics**

( $V_P$  = 12V and  $T_A$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNI T
$V_{\text{OP;VP}}$	V <sub>P</sub> operating voltage range	DC/DC disabled	I	4.5		18	V
$V_{\text{UVLO;VP}}$	V <sub>P</sub> under-voltage-lockout threshold	V <sub>P</sub> rising, hyster	esis = 0.2V	4	4.3	4.5	V
$I_{\mathrm{Q;VP}}$	V <sub>P</sub> quiescent supply current	Power manager	only, including I <sub>Q:VSYS</sub>		400	750	μA
$I_{Q;VSYS}$	V <sub>SYS</sub> quiescent supply current	V <sub>CCIO</sub> , V <sub>CC33</sub> , and	V <sub>CC18</sub> regulators only		350	600	μA
$V_{\scriptscriptstyle SYS}$	V <sub>SYS</sub> output voltage	Load = 10µA to	200mA	4.8	5	5.18	V
***	V <sub>CCIO</sub> output voltage	T 1 10 A	V <sub>CCIO</sub> shorted to V <sub>SYS</sub>		$V_{\scriptscriptstyle SYS}$	_	1,,
$V_{\text{CCIO}}$	V <sub>CCIO</sub> output voltage	Load = 10mA	V <sub>CCIO</sub> from regulator	3.152	3.3	3.398	V
$V_{\text{CC33}}$	V <sub>CC33</sub> output voltage	Load = 10mA	•	3.185	3.3	3.415	V
$V_{\text{CC18}}$	V <sub>CC18</sub> output voltage	Load = 10mA		1.834	1.9	1.979	V
$I_{\text{LIM;VSYS}}$	V <sub>SYS</sub> regulator current limit			220	330	_	mA
I <sub>LIM;VCCIO</sub>	V <sub>CCIO</sub> regulator current limit			45	80	_	mA
I <sub>LIM;VCC33</sub>	V <sub>CC33</sub> regulator current limit			45	80	_	mA
I <sub>LIM;VCC18</sub>	V <sub>CC18</sub> regulator current limit			45	80		mA
$k_{\text{SCFB}}$	Short circuit current fold back				50		%
$V_{\text{DO;VSYS}}$	V <sub>SYS</sub> dropout voltage	V <sub>P</sub> =5V, I <sub>SYS</sub> =100	)mA		350	680	mV
$V_{\text{UVLO;VSYS}}$	V <sub>SYS</sub> under-voltage-lockout threshold	V <sub>SYS</sub> rising, hyst	eresis = 0.2V	3.5	4	4.4	V
$k_{POKIO}$	V <sub>CCIO</sub> Power OK threshold	V <sub>CCIO</sub> rising, hys	teresis = 10%	75	82	89	%
$k_{POK33}$	V <sub>CC33</sub> Power OK threshold	V <sub>CC33</sub> rising, hys	teresis = 10%	71	78	85	%
$k_{\rm POK18}$	V <sub>CC18</sub> Power OK threshold	V <sub>CC18</sub> falling, hys	steresis = 10%	58	66	74	%

## **Table 11. Power System Electrical Characteristics**


(V  $_{SYS}$  = V  $_{CCIO}$  = 5V, V  $_{CC33}$  = 3.3V, and  $T_A$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNI T
V	Deference violance	$T_A = 25$ °C	2.487	2.5	2.513	v
$V_{REF}$	Reference voltage	$T_A = -40$ °C to 105°C	2.463	2.5	2.537	ľ
		V <sub>CC18</sub>	0.92	1	1.02	
1.	Power monitoring voltage ( $V_{\text{MON}}$ ) coefficient	$V_{SYS}$ , $V_{CCIO}$ , $V_{CC33}$	0.36	0.4	0.43	V/V
k <sub>MON</sub>		V <sub>B</sub> , V <sub>REGO</sub>	0.09	0.1	0.11	
		$V_{\text{HM}}$	0.03	0.0333	0.038	
$V_{\text{TEMP}}$	Temperature monitor voltage at 25°C	$T_A = 25$ °C, at ADC	1.475	1.5	1.540	V
$k_{\text{TEMP}}$	Temperature monitor coefficient	At ADC		5.04		mV/K
$T_{WARN}$	Over-temperature warning threshold	Hysteresis = 10°C		140		°C
$T_{\text{FAULT}}$	Over-temperature fault threshold	Hysteresis = 10°C		170		°C




## **10.5.** Typical Performance Characteristics


( $V_P = 12V$  and  $T_A = 25$ °C unless otherwise specified.)










#### **DRM Driver Output** On Resistance vs. Temperature







#### AC/DC Flyback Mode Standby Power vs. Input Voltage






# 11. CONFIGURABLE ANALOG FRONT END (CAFE)

# 11.1. Block Diagram

Figure 11-1. Configurable Analog Front End





### 11.2. Functional Description

The device includes a Configurable Analog Front End (CAFE, Figure 11-1) accessible through up to 10 analog and I/O pins. These pins can be configured to form flexible interconnected circuitry made up of up to 3 differential programmable gain amplifiers, 4 single-ended programmable gain amplifiers, 4 general purpose comparators, 3 phase comparators, 10 protection comparators, and one buffer output. These pins can also be programmed as analog feed-through pins, or as analog front end I/O pins that can function as digital inputs or digital open-drain outputs. The PAC proprietary configurable analog signal matrix (CASM) and configurable digital signal matrix (CDSM) allow real time asynchronous analog and digital signals to be routed in flexible circuit connections for different applications. A push button function is provided for optional push button on, hibernate, and off power management function.

#### 11.2.1. Differential Programmable Gain Amplifier (DA)

The DAxP and DAxN pin pair are positive and negative inputs, respectively, to a differential programmable gain amplifier. The differential gain can be programmable to be 1x, 2x, 4x, 8x, 16x, 32x, and 48x for zero ohm signal source impedance. The differential programmable gain amplifier has -0.3V to 3.5V input common mode range, and its output can be configured for routing directly to the ADC pre-multiplexer, or through a sample-and-hold circuit synchronized with the ADC auto-sampling mechanism. Each differential amplifier is accompanied by offset calibration circuitry, and two protection comparators for protection event monitoring. The programmable gain differential amplifier is optimized for use with signal source impedance lower than  $500\Omega$  and with matched source impedance on both positive and negative inputs for minimal offset. The effective gain is scaled by  $13.5k / (13.5k + R_{SOURCE})$ , where  $R_{SOURCE}$  is the matched source impedance of each input.

## 11.2.2. Single-Ended Programmable Gain Amplifier (AMP)

Each AMPx input goes to a single-ended programmable gain amplifier with signal relative to  $V_{SSA}$ . The amplifier gain can be programmed to be 1x, 2x, 4x, 8x, 16x, 32x, and 48x, or as analog feed-through. The programmable gain amplifier output is routed via a multiplexer to the configurable analog signal matrix CASM.

#### 11.2.3. General Purpose Comparator (CMP)

The general purpose comparator takes the CMPx input and compares it to either the programmable threshold voltage ( $V_{THREF}$ ) or a signal from the configurable analog signal matrix CASM. The comparator has 0V to  $V_{SYS}$  input common mode range, and its polarity-selectable output is routed via a multiplexer to either a data input bit or the configurable digital signal matrix CDSM. Each general purpose comparator has two mask bits to prevent or allow rising or falling edge of its output to trigger second microcontroller interrupt INT2, where INT2 can be configured to activate protection event PR1. Each comparator output, routed via CASM and with 500ns de-glitch time, can also be configured to activate protection event PR1.

#### 11.2.4. Phase Comparator (PHC)

The phase comparator takes the PHCx input and compares it to either the programmable threshold voltage ( $V_{\text{THREF}}$ ) or a signal from the configurable analog signal matrix CASM. The comparison signal can be set to a phase reference signal generated by averaging the PHCx input voltages. In a three-phase motor control application, the phase reference signal acts as a virtual center tap for BEMF detection. The PHCx inputs are optionally fed through to the CASM. The phase comparator has 0V to  $V_{\text{SYS}}$  input common mode range, and its polarity-selectable output is routed to a data input bit and to the phase/position multiplexer synchronized with the auto-sampling sequencers.

#### 11.2.5. Protection Comparator (PCMP)

Two protection comparators are provided in association with each differential programmable gain amplifier, with outputs available to trigger protection events and accessible as read-back output bits. The high-speed protection (HP) comparator compares the PCMPx pin to the 8-bit HP DAC output voltage, with full scale voltage of 2.5V. The limit protection (LP) comparator compares the differential programmable gain amplifier output to the 10-bit LP DAC output voltage, with full scale voltage of 2.5V.

Each protection comparator has a mask bit to prevent or allow it to trigger the main microcontroller interrupt INT1. Each protection comparator also has one mask bit to prevent or allow it to activate protection event PR1, and another mask bit to



prevent or allow it to activate protection event PR2. These two protection events can be used directly by protection circuitry in the Application Specific Power Drivers (ASPD) to protect devices being driven.

#### 11.2.6. Analog Output Buffer (BUF)

A subset of the signals from the configurable analog signal matrix CASM can be multiplexed to the BUF6 pin for external use. The buffer offset voltage can be minimized with the built-in swap function.

#### 11.2.7. Analog Front End I/O (AIO)

Up to 10 AIOx pins are available in the device. In the analog front end I/O mode, the pin can be configured to be a digital input or digital open-drain output. The AIOx input or output signal can be set to a data input or output register bit, or multiplexed to one of the signals in the configurable digital signal matrix CDSM. The signal can be set to active high (default) or active low, with  $V_{\rm SYS}$  supply rail. Where AIO<sub>6,7,8,9</sub> supports microcontroller interrupt for external signals. Each has two mask bits to prevent or allow rising or falling edge of its corresponding digital input to trigger second microcontroller interrupt INT2.

#### 11.2.8. Push Button (PBTN)

The push button PBTN, when enabled, can be used by the microcontroller to detect a user active-low push button event and to put the system into an ultra-low-power hibernate mode. Once the system is in hibernate mode, PBTN can be used to wake up the system. In addition, PBTN can also be used as a hardware reset for the microcontroller when it is held low for longer than 8s during normal operation. The PBTN input is active low and has a  $55k\Omega$  pull-up resistor to 3V.

#### 11.2.9. HP DAC and LP DAC

The 8-bit HP DAC can be used as the comparison voltage for the high-speed protection (HP) comparators, or routed for general purpose use via the AB2 signal in the CASM. The HP DAC output full scale voltage is 2.5V.

The 10-bit LP DAC can be used as the comparison voltage for the limit protection (LP) comparators, or routed for general purpose use via the AB3 signal in the CASM. The LP DAC output full scale voltage is 2.5V.

#### 11.2.10. ADC Pre-Multiplexer

The ADC pre-multiplexer is a 16-to-1 multiplexer that selects between the 3 differential programmable gain amplifier outputs, AB1 through AB9, temperature monitor signal ( $V_{\text{TEMP}}$ ), power monitor signal ( $V_{\text{MON}}$ ), and offset calibration reference ( $V_{\text{REF}}$  / 2). The ADC pre-multiplexer can be directly controlled or automatically scanned by the auto-sampling sequencer.

When the ADC pre-multiplexer is automatically scanned, the unbuffered or sensitive signals should be masked by setting appropriate register bits.

#### 11.2.11. Configurable Analog Signal Matrix (CASM)

The CASM has 9 general purpose analog signals labeled AB1 through AB9 that can be used for:

- Routing the single-ended programmable gain amplifier or analog feed-through output to AB1 through AB9
- Routing an analog signal via AB1, AB2, or AB3 to the negative input of a general purpose comparator or phase comparator
- Routing the 8-bit HP DAC output to AB2
- Routing the 10-bit LP DAC output to AB3
- Routing analog signals via AB1 through AB12 to the ADC pre-multiplexer
- Routing phase comparator feed-through signals to AB7, AB8, and AB9, and averaged voltage to AB1

#### 11.2.12. Configurable Digital Signal Matrix (CDSM)

The CDSM has 7 general purpose bi-directional digital signals labeled DB1 through DB7 that can be used for:

- Routing the AlOx input to or output signals from DB1 through DB7
- Routing the general purpose comparator output signals to DB1 through DB7









### 11.3. Electrical Characteristics

### Table 12. Differential Programmable Gain Amplifier (DA) Electrical Characteristics

( $V_{SYS}$  =  $V_{CCIO}$  = 5V,  $V_{CC33}$  = 3.3V, and  $T_A$  = -40°C to 105°C unless otherwise specified.)

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T
$I_{\text{CC;DA}}$	Operating supply current	Each enabled amplifier		150	300	μA
$V_{\text{ICMR;DA}}$	Input common mode range		-0.3		3.5	V
$V_{\text{OLR;DA}}$	Output linear range		0.1		3.5	V
$V_{\text{OS;DA}}$	Input offset voltage	Gain = 48x, $V_{DAxP} = V_{DAxN} = 0V$ , $T_A = 25$ °C	-8		8	mV
		Gain = 1x		1		
		Gain = 2x		2		
		Gain = 4x		4	]	
$A_{VZI;\mathrm{DA}}$	Differential amplifier gain (zero ohm source impedance)	Gain = 8x, $V_{DAxP}$ = 125mV, $V_{DAxN}$ = 0V, $T_A$ = 25°C	-2%	8	2%	
		Gain = 16x		16	]	
		Gain = 32x		32	]	
		Gain = 48x		48	]	
k <sub>CMRR;DA</sub>	Common mode rejection ratio	Gain = $8x$ , $V_{DAxP} = V_{DAxN} = 0V$ , $T_A = 25$ °C		55	•	dB
R <sub>INDIF;DA</sub>	Differential input impedance			27		kΩ
	Slew rate (1)	Gain = 8x	7	10		V/µs
t <sub>ST;DA</sub>	Settling time (1)	To 1% of final value		200	400	ns

<sup>(1)</sup> Guaranteed by design.

# Table 13. Single-Ended Programmable Gain Amplifier (AMP) Electrical Characteristics

( $V_{SYS}$  =  $V_{CCIO}$  = 5V,  $V_{CC33}$  = 3.3V, and  $T_A$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T
$I_{\text{CC;AMP}}$	Operating supply current	Each enabled amplifier		80	140	μA
V <sub>OLR;AMP</sub>	Output linear range		0.1		3.5	V
V <sub>OS;AMP</sub>	Input offset voltage	Gain = 1x, T <sub>A</sub> = 25°C, V <sub>AMPX</sub> = 2.5V	-10		10	mV
		Gain = 1x		1		
		Gain = 2x		2		
		Gain = 4x		4		
$A_{V;AMP}$	Amplifier gain	Gain = 8x, V <sub>AMPx</sub> = 125mV, T <sub>A</sub> = 25°C	-2%	8	2%	
		Gain = 16x	_,_	16	] -/-	
		Gain = 32x	1	32	]	
		Gain = 48x		48	1	
$I_{\text{IN;AMP}}$	Input current			0	1	μA
	Slew rate (1)	Gain = 8x	8	12	_	V/µs
t <sub>ST;AMP</sub>	Settling time (1)	To 1% of final value		150	300	ns

<sup>(1)</sup> Guaranteed by design.



## Table 14. General Purpose Comparator (CMP) Electrical Characteristics

( $V_{SYS}$  =  $V_{CCIO}$  = 5V,  $V_{CC33}$  = 3.3V, and  $T_A$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T
$I_{\text{CC;CMP}}$	Operating supply current	Each enabled comparator		35	110	μA
V <sub>ICMR;CMP</sub>	Input common mode range		0		$V_{\text{SYS}}$	V
V <sub>OS;CMP</sub>	Input offset voltage	$V_{CMPx} = 2.5V, T_A = 25^{\circ}C$	-10		10	mV
V <sub>HYS;CMP</sub>	Hysteresis			23	_	mV
I <sub>IN;CMP</sub>	Input current			0	1	μΑ
t <sub>DEL;CMP</sub>	Comparator delay (1)				0.1	μs

<sup>(1)</sup> Guaranteed by design.

### Table 15. Phase Comparator (PHC) Electrical Characteristics

( $V_{\text{SYS}}$  =  $V_{\text{CCIO}}$  = 5V,  $V_{\text{CC33}}$  = 3.3V, and  $T_{\text{A}}$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T
$I_{\text{CC;PHC}}$	Operating supply current	Each enabled comparator		35	110	μA
V <sub>ICMR;PHC</sub>	Input common mode range		0		$V_{\scriptscriptstyle SYS}$	V
V <sub>OS;PHC</sub>	Input offset voltage	$V_{PHCx} = 2.5V, T_A = 25^{\circ}C$	-10		10	mV
V <sub>HYS;PHC</sub>	Hysteresis			23		mV
I <sub>IN;PHC</sub>	Input current			0	1	μΑ
t <sub>DEL;PHC</sub>	Comparator delay (1)				0.1	μs

<sup>(1)</sup> Guaranteed by design.

## Table 16. Protection Comparator (PCMP) Electrical Characteristics

( $V_{SYS}$  =  $V_{CCIO}$  = 5V,  $V_{CC33}$  = 3.3V, and  $T_A$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T
I <sub>CC;PCMP</sub>	Operating supply current	Each enabled comparator		35	100	μA
V <sub>ICMR;PCMP</sub>	Input common mode range		0.3		V <sub>SYS</sub> -1	V
V <sub>OS;PCMP</sub>	Input offset voltage	$V_{PCMPx} = 2.5V, T_A = 25^{\circ}C$	-10		10	mV
V <sub>HYS;PCMP</sub>	Hysteresis			20	_	mV
I <sub>IN;PCMP</sub>	Input current			0	1	μA
t <sub>DEL;PCMP</sub>	Comparator delay (1)				0.1	μs

<sup>(1)</sup> Guaranteed by design.

### Table 17. Analog Output Buffer (BUF) Electrical Characteristics

( $V_{SYS}$  =  $V_{CCIO}$  = 5V,  $V_{CC33}$  = 3.3V, and  $T_A$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T
$I_{\text{CC;BUF}}$	Operating supply current	No load		35	100	μA
V <sub>ICMR;BUF</sub>	Input common mode range		0.05		3.5	V
$V_{\text{OLR;AMP}}$	Output linear range		0.1		3.5	V
$V_{\rm OS;BUF}$	Offset voltage	$V_{BUF} = 2.5V, T_A = 25^{\circ}C$	-18		18	mV
$I_{OMAX}$	Maximum output current	$C_L = 0.1 nF$	0.8	1.3		mA





## Table 18. Analog Front End I/O (AIO) Electrical Characteristics

(V $_{SYS}$  = V $_{CCIO}$  = 5V, and  $T_A$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T
V <sub>AIO</sub>	Pin voltage range		0		5	V
V <sub>IH;AIO</sub>	High-level input voltage		2.2		_	V
V <sub>IL;AIO</sub>	Low-level input voltage				0.8	V
R <sub>PD;AIO</sub>	Pull-down resistance	Input mode	0.5	1	1.8	МΩ
V <sub>OL;AIO</sub>	Low-level output voltage	$I_{AIOx} = 7mA$ , open-drain output mode			0.4	V
$I_{\mathrm{OL;AIO}}$	Low-level output sink current	$V_{AIOx}$ = 0.4V, open-drain output mode	6	14		mA
$I_{LK;AIO}$	High-level output leakage current	$V_{AIOx}$ = 5V, open-drain output mode		0	10	μΑ

## Table 19. Push Button (PBTN) Electrical Characteristics

( $V_{SYS}$  =  $V_{CCIO}$  = 5V, and  $T_A$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T
V <sub>I;PBTN</sub>	Input voltage range		0		5	V
$V_{\text{IH;PBTN}}$	High-level input voltage		2			V
V <sub>IL;PBTN</sub>	Low-level input voltage				0.35	V
R <sub>PU;PBTN</sub>	Pull-up resistance	To 3V, push button input mode	40	55	95	kΩ

#### Table 20. HP DAC and LP DAC Electrical Characteristics

(V $_{SYS}$  = V $_{CCIO}$  = 5V, and  $T_A$  = -40°C to 105°C unless otherwise specified.)


SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T
V <sub>DACREF</sub> DAG	DAC veference violance	$T_A = 25$ °C	2.480	2.5	2.520	V
	DAC reference voltage	$T_A = -40$ °C to 105°C	2.453	2.5	2.547	v
	HP 8-bit DAC INL <sup>(1)</sup>		-1		1	LSB
	HP 8-bit DAC DNL <sup>(1)</sup>		-0.5		0.5	LSB
	LP 10-bit DAC INL <sup>(1)</sup>		-2		2	LSB
	LP 10-bit DAC DNL <sup>(1)</sup>		-1		1	LSB


<sup>(1)</sup> Guaranteed by design and characterization.





## 11.4. Typical Performance Characteristics


( $V_{\text{SYS}}$  = 5V and  $T_{\text{A}}$  = 25°C unless otherwise specified.)






















# 12. APPLICATION SPECIFIC POWER DRIVERS (ASPD)

## 12.1. Features

- 6 low-side and 3 ultra-high-voltage high-side gate drivers
- 2 open-drain drivers
- Configurable delays and fast fault protection

## 12.2. Block Diagram

Figure 12-1. Application Specific Power Drivers






## **12.3. Functional Description**

The Application Specific Power Drivers (ASPD, Figure 12-1) module handles power driving for power control applications. The ASPD has six low-side gate drivers (DRLx), three ultra-high-voltage high-side gate drivers (DXHx), two medium-voltage open-drain drivers (OMx) and a low-speed clock output/5V external driver enable signal (CLKOUT/ENHS2). Each gate driver can drive an external MOSFET or IGBT switch in response to high-speed control signals from the micro-controller ports, and a pair of high-side and low-side gate drivers can form a half-bridge driver. The open-drain drivers provide activation control for relays, LEDs, buffers, and other loads.

Figure 12-2 below shows typical gate driver connections and Table 21 shows the ASPD resources available on PAC5255.



Figure 12-2. Typical Gate Driver Connections



**Table 21. Power Driver Resources by Part Number** 

DADT	LOW-SIDE GATE DRIVER		HIGH-S	IDE GATE D	RIVER	OPEN-DRAIN DRIVER
NUMBER	DRLx	SOURCE / SINK CURRENT	DXHx	MAX SUPPLY	SOURCE/ SINK CURRENT	OMx
PAC5255	6	1A/1A	3	600V	0.25A/0.5A	2 (23V/ 40mA)

The ASPD includes built-in configurable fault protection for the internal gate drivers. On PAC5255, the protection signal ENHS2 are provided for external circuitry driver fault protection.

#### 12.3.1. Low-Side Gate Driver

The DRLx low-side gate driver drives the gate of an external MOSFET or IGBT switch between the low-level  $V_{SSP}$  power ground rail and high-level  $V_P$  supply rail. The DRLx output pin has sink and source output current capability of 1A. Each low-side gate driver is controlled by a microcontroller port signal with 4 configurable levels of propagation delay.

### 12.3.2. Ultra-High-Voltage Gate Driver


The DXHx ultra-high-voltage high-side gate driver drives the gate of an external MOSFET or IGBT switch between its low-level DXSx driver source rail and its high-level DXBx bootstrap rail. The DXSx pin can go up to 600V. The DXHx output pin has 0.5A sink and 0.25A source output current capability. The DXBx bootstrap pin can have a maximum operating voltage of 20V relative to the DXSx pin. The DXSx pin is designed to tolerate momentary switching negative spikes down to -10V without affecting the DXHx output state. Each ultra-high-voltage high-side gate driver is controlled by a microcontroller port signal.


For bootstrapped high-side operation, connect an appropriate capacitor between DXBx and DXSx and a properly rated bootstrap diode from  $V_P$  rail to DXBx.

#### 12.3.3. High-Side Switching Transients

Typical high-side switching transients are shown in Figure 12-3(a). To ensure functionality and reliability, the DXSx and DXBx pins must not exceed the peak and undershoot limit values shown. This should be verified by probing the DXSx and DXBx pins directly relative to VSS pin. A small resistor and diode clamp for the DXSx pin can be used to make sure that the pin voltage stays within the negative limit value. In addition, the high-side slew rate dV/dt must be kept within ±50V/ns for DXSx. This can be achieved by adding a resistor-diode pair in series, and an optional capacitor in parallel with the power switch gate. The parallel capacitor also provides a low impedance and close gate shunt against coupling from the switch drain. These optional protection and slew rate control are shown in Figure 12-3(b).

Figure 12-3. High-Side Switching Transients and Optional Circuitry





(a) High-Side Switching Transients

(b) Optional Transient Protection and Slew Rate Control

#### 12.3.4. Open-Drain Drivers

The OMx pin is a 23V open-drain driver output controlled by a register bit. OMx is capable of driving 40mA. The OMx pin is switched to  $V_{SSP}$  with 17 $\Omega$  impedance in the on state when the corresponding bit is '1', and is in the high-impedance off state when the corresponding bit is '0'.

#### 12.3.5. Power Drivers Control

All power drivers are initially disabled from power-on-reset. To enable the power drivers, the microprocessor must first set the driver enable bit to '1'. The gate drivers controlled by the microcontroller ports and PWM signals according to Table 22, with configurable delays as shown in Table 22. The OMx open-drain drivers are controlled by their corresponding register bits. Refer to the PAC application notes and user guide for additional information on power drivers control programming.

Table 22. Microcontroller Port and PWM to Power Driver Mapping

PART NUMBER	PWMA0	PWMA1	PWMA2	PWMA3/ PWMA4/ PWMB0	PWMA5/ PWMC0	PWMA6/ PWMD0	PWMA4/ PWMB0	PWMA5/ PWMA7/ PWMC1	PWMA6/ PWMD0
PAC5255	DRL0	DRL1	DRL2	DRL3	DRL4	DRL5	DXH0	DXH1	DXH2

**Table 23. Power Driver Propgation Delay** 

DR	Lx	DXHx			
RISING FALLING		RISING	FALLING		
130ns 140ns		200ns	240ns		

#### 12.3.6. Gate Driver Fault Protection

The ASPD incorporates a configurable fault protection mechanism using two protection event signals from the Configurable Analog Front End (CAFE), designated as protection event 1 (PR1) and protection event 2 (PR2) signals. The DRL0/DRL1/DRL2 drivers are designated as low-side group 1, and the DRL3/DRL4/DRL5 gate drivers are designed as low-side group 2. The DXH0/DXH1/DXH2 ultra-high-voltage gate drivers are designated as high-side group 1. The PR1



signal from the CAFE can be used to disable low-side group 1, high-side group 1, or both depending on the PR1 mask bit settings. The PR2 signal from the CAFE can be used to disable low-side group 2, high-side group 2, or both depending on the PR2 mask bit settings. ENHS2 (high-side group 2 control output) pin is provided for enabling external power drivers with fault protection.

## 12.3.7. Low-Speed Clock Output

The ASPD incorporates an option for a low-speed clock output. This is primarily for applications which need to measure an internally generated clock, to compare it to the main clock (such as IEC 60730 Class B Safety). By default, the CLKOUT/ENHS2 pin will generate a 290Hz 5V square wave clock, but this pin can be configured to change the clock frequency (290Hz, 580Hz or 1.16kHz), or select between output clock and ENHS2 (high-side group 2 control output – as described above).



## 12.4. Electrical Characteristics

## **Table 24. Gate Drivers Electrical Characteristics**

( $V_P$  = 12V,  $V_{SYS}$  = 5V, and  $T_A$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Low-Side Ga	te Drivers (DRLx Pins)		-			
$V_{\text{OH,DRL}}$	High-level output voltage	$I_{DRLx} = -50 \text{mA}$	V <sub>P</sub> -0.5	V <sub>P</sub> -0.25		V
$V_{\text{OL},\text{DRL}}$	Low-level output voltage	$I_{DRLx} = 50 \text{mA}$		0.175	0.35	V
$I_{\text{OHPK},\text{DRL}}$	High-level pulsed peak source current	10μs pulse		-1		A
$I_{\text{OLPK,DRL}}$	Low-level pulsed peak sink current	10μs pulse		1		A
		Delay setting 00		Delay + 0		
extstyle  ext	Propagation Delay?	Delay setting 01		Delay + 50		
		Delay setting 10		Delay + 100		ns
		Delay setting 11		Delay + 200		
Ultra-High-V	oltage Gate Drivers (DXHx, DXBx and D	XSx Pins)	•			•
3.7		Repetitive, 10us pulse	-10		605	v
$V_{ ext{DXS}}$	Level-shift driver source voltage range	Steady state	0		600	V
V	Doctatron nin voltage vange	Repetitive, 10us pulse	1		625	V
$V_{ ext{DXB}}$	Bootstrap pin voltage range	Steady state	9		620	·
$V_{\scriptscriptstyle BS;DXB}$	Bootstrap supply voltage range	$V_{\mbox{\tiny DXBx}},$ relative to respective $V_{\mbox{\tiny DXSx}}$	9		20	V
$V_{\text{UVLO;DXB}}$	Bootstrap UVLO threshold	$V_{\text{DXBx}}$ rising, relative to respective $V_{\text{DXSx}},$ Hys=0.5V	6.3	7.5	9.3	V
$I_{BS;DXB}$	Bootstrap supply current			40	80	μA
$I_{OS;DXB}$	Offset supply current	$V_{\rm DXBx} = V_{\rm DXSx} = 600 V$		-	10	μΑ
$V_{\text{OH;DXH}}$	High-level output voltage	$I_{\rm DXHx} = -20 {\rm mA}$	V <sub>DXBx</sub> -0.6			V
$V_{\text{OL;DXH}}$	Low-level output voltage	$I_{\rm DXHx} = 40 {\rm mA}$			V <sub>DXSx</sub> +0.6	V
$I_{\text{OHPK;DXH}}$	High-level pulsed peak source current	10μs pulse		-0.25		A
I <sub>OLPK;DXH</sub>	Low-level pulsed peak sink current	10µs pulse		0.5		A

## **Table 25. Open-Drain Drivers Electrical Characteristics**

 $\underline{(V_{\text{P}}$  = 12V,  $V_{\text{SYS}}$  = 5V, and  $T_{\text{A}}$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT			
Medium-Voltage Open-Drain Drivers (OMx Pins)									
V <sub>OM</sub>	Output voltage range	Off state	0		23	V			
R <sub>ON;OM</sub>	On state resistance	$I_{OMx} = 20 \text{mA}$		17	35	Ω			
I <sub>OL;OM</sub>	On state sink current	$V_{OMx} = 2V$	40	80	-	mA			
$I_{LK;OM}$	Leakage current	$V_{\text{OMx}} = 23V$ , off state		0	10	μA			

<sup>2</sup> Delay from Power Driver Propgation Delay





#### **Table 26. Power Drivers Module Electrical Characteristics**

(V  $_{\text{P}}$  = 12V, V  $_{\text{SYS}}$  = 5V, and  $T_{\text{A}}$  = -40  $^{\circ}\text{C}$  to 105  $^{\circ}\text{C}$  unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
High-Side Dr	iver Group Control Output (CLKOUT/EN	THS2 Pin)			-	
V <sub>OH;ENHS2</sub>	High-level output voltage	$I_{ENHS2} = -3mA$	2.4			V
V <sub>OL;ENHS2</sub>	Low-level output voltage	$I_{ENHS2} = 1mA$			0.4	V
$I_{\text{OH;ENHS2}}$	High-level output source current	$V_{ENHS2} = 2.4V$		-5.8	-4.3	mA
I <sub>OL;ENHS2</sub>	Low-level output sink current	$V_{ENHS2} = 0.4V$	1	1.5	_	MA
Low-Speed C	lock Output (CLKOUT/ENHS2 Pin)					
F <sub>CLKOUT</sub>	Low-speed clock output frequency			290	_	Hz
		$T_{\rm A}$ = 25°C, FCLKOUT reference from stored value in INFO FLASH.	-10		10	%
F <sub>CLKOUT_ERR</sub>	Low-speed clock output frequency error <sup>3</sup>	$T_A$ = -40°C to $T_A$ = 105°C, CLKOUT reference from stored value in INFO FLASH.	-25		25	%


To improve the accuracy tolerance, the user may use calibrated values for CLKOUT measurements available in INFO FLASH. See the PAC5255 User Guide for more information.




## 12.5. Typical Performance Characteristics

( $V_P = 12V$ ,  $V_{SYS} = 5V$  and  $T_A = 25$ °C unless otherwise specified.)







Ultra-High-Voltage High-Side Gate Driver (DXHx)
Source/Sink Current vs. Temperature




Low-Side Gate Driver (DRLx) Turn-On Delay vs. Temperature




Low-Side Gate Driver (DRLx)
On Resistance vs. Temperature



Ultra-High-Voltage High-Side Gate Driver (DXHx)
On Resistance vs. Temperature




Low-Side Gate Driver (DRLx)
Turn-Off Delay vs. Temperature







## **Typical Performance Characteristics (Continued)**

( $V_P = 12V$ ,  $V_{SYS} = 5V$  and  $T_A = 25$ °C unless otherwise specified.)










## 13. ADC WITH AUTO-SAMPLING SEQUENCER

### 13.1. Block Diagram

Figure 13-1. ADC with Auto-Sampling Sequencer



## 13.2. Functional Description

#### 13.2.1. ADC

The analog-to-digital converter (ADC) is a 10-bit succesive approximation register (SAR) ADC with 1 µs conversion time and up to 1MSPS capability. The ADC input clock has a user-configurable divider from /1 to /8 of the system clock. The integrated analog multiplexer allows selection from up to 6 direct ADx inputs, and from up to 10 analog inputs signals in the Configurable Analog Front End (CAFE), including up to 3 differential input pairs. The ADC can be configured for repeating or non-repeating conversions and can interrupt the microcontroller when a conversion is finished.

#### 13.2.2. Auto-Sampling Sequencer

Two independent and flexible auto-sampling sequencer state machines allow signal sampling using the ADC without interaction from microcontroller core. Each auto-sampling sequencer state machine can be programmed to take and store up to 8 samples each in the ADC result register from different analog inputs, able to control the ADC MUX and ADC Premux as well as the precise timing of the S/H in the Configurable analog front end. The sampling start of the auto-sampling sequencer can be precisely triggered using timers A, B, C, or D or any of their associated PWM edges (high-to-low or low-to-high). It also supports manual start or a ping-pong-scheme, where one auto-sampling sequencer state machine triggers the other when it finishes sampling.

The auto-sampling sequencer can interrupt the microcontroller when either conversion sequence is finished.



#### 13.2.3. EMUX Control

A dedicated low latency interface controllable by the auto-sampling sequencer or register control allows changing the ADC premultiplexer and asserting/deasserting the S/H circuit in the configurable analog front end, allowing back to back conversions of multiple analog inputs without microcontroller interaction.

## 13.3. Electrical Characteristics

## Table 27. ADC and Auto-Sampling Sequencer Electrical Characteristics

 $(V_{SYS} = V_{CCIO} = 5V, V_{CC33} = 3.3V, V_{CC18} = 1.8V, and T_A = -40^{\circ}C to 105^{\circ}C unless otherwise specified.)$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T
ADC						
$f_{ADCLK}$	ADC conversion clock input				16	MHz
t <sub>ADCONV</sub>	ADC conversion time	f <sub>ADCLK</sub> = 16MHz			1	μs
	ADC resolution			10		bits
	ADC effective resolution		9.2		-	bits
	ADC differential non-linearity (DNL)			±0.5		LSB
	ADC integral non-linearity (INL)			±1		LSB
	ADC offset error			0.6		%FS
	ADC gain error			0.12	-	%FS
Reference Vo	ltage					
$V_{\text{REFADC}}$	ADC reference voltage input			2.5	-	V
Sample and I	fold					
tadcsh	ADC sample and hold time	$f_{ADCLK} = 16MHz$		188	-	ns
$C_{ADCIC}$	ADC input capacitance			1.3		pF
Input Voltage	Range					
V <sub>ADCIN</sub>	ADC input voltage range	ADC multiplexer input	0		$V_{\text{REFADC}}$	V
EMUX Clock	Speed					
$f_{\text{EMUXCLK}}$	EMUX engine clock input				50	MHz
PLL Clock S <sub>I</sub>	peed					
$f_{\text{OUTPLL}}$	PLL output frequency	T <sub>A</sub> = -40°C to 85°C	3.5		100	MHz
		T <sub>A</sub> = 85°C to 105°C	3.5		80	MHz




## 14. MEMORY SYSTEM

#### 14.1. Features

- 32kB embedded FLASH
  - ◆ 100,000 program/erase cycles
  - ◆ 10 years data retention
- 8kB SRAM

## 14.2. Block Diagram

#### Figure 14-1. Memory System



## 14.3. Functional Description

The device has multiple banks of embedded FLASH memory, SRAM memory, as well as peripheral control registers that are all program-accessible in a flat memory map.

#### 14.3.1. Program and Data FLASH

32kB in 32 pages of 1kB each is available for program or data memory. Each of them can be individually erased or written to while the microcontroller is executing a program from SRAM.

#### 14.3.2. SRAM

Up to 8kB contiguous array of SRAM is available for non-persistent data storage. The SRAM memory supports word (4-byte), half-word (2-byte) and byte address aligned access. The microcontroller may execute code out of SRAM for time-critical applications, or when modifying the contents of FLASH memory.



## 14.4. Electrical Characteristics

## **Table 28. Memory System Electrical Characteristics**

( $V_{SYS}$  =  $V_{CCIO}$  = 5V,  $V_{CC33}$  = 3.3V,  $V_{CC18}$  = 1.8V, and  $T_A$  = -40°C to 105°C unless otherwise specified.)

( - 0 10 - 0010	-1, 10000 -11-1, 10010 11-1, -11-1	in a second construction of comments,			_					
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T				
Embedded FI	Embedded FLASH									
t <sub>read;flash</sub>	FLASH read time		40			ns				
t <sub>write;flash</sub>	FLASH write time		20		-	μs				
t <sub>PERASE;FLASH</sub>	FLASH page erase time				10	ms				
N <sub>PERASE;FLASH</sub>	FLASH program/erase cycles			100k		cycles				
t <sub>DR;FLASH</sub>	FLASH data retention		10			years				
SRAM	SRAM									
t <sub>SRAM</sub>	SRAM access cycle time		20			ns				




## 15. CLOCK CONTROL SYSTEM

#### 15.1. Features

- Ring oscillator with 7.5MHz, 9.6MHz, 13.8MHz, and 25.7MHz settings
- High accuracy 2% trimmed 4MHz RC oscillator
- Crystal oscillator driver supporting 2MHz to 10MHz crystals
- External clock input up to 40MHz
- PLL with 1MHz to 25 MHz input, and 3.5MHz to 100MHz output
- /1 to /8 clock divider for HCLK
- /1 to /128 clock divider for ACLK

## 15.2. Block Diagram

Figure 15-1 Clock Control System





### 15.3. Functional Description

The PAC clock control system covers a wide range of applications.

#### 15.3.1. Free Running Clock (FRCLK)

The free running clock (FRCLK) is generated from one of the 4 clock sources: ring oscillator, trimmed RC oscillator, crystal driver or external clock input. The FRCLK is used for the real-time clock (RTC), watchdog timer (WDT), input to the PLL, or FCLK source to clock the system in low power and sleep mode.

#### 15.3.2. Fast Clock (FCLK)

The fast clock (FCLK) is generated from the PLL or supplied by the FRCLK directly. The FCLK supplies the watchdog timer (WDT), ADC, wake-up interrupt controller (WIC), SysTick timer, ARM Cortex-M0 peripheral high speed clock (HCLK) and low speed clock (LSCLK).

#### 15.3.3. High-Speed Clock (HCLK)

The high-speed clock (HCLK) is derived from the FCLK with a /1, /2, /4 or /8 divider. It supplies the peripheral AHB/APB bus, Timers A to D, dead-time controllers, SPI interface, I<sup>2</sup>C interface, UART interface, EMUX interface, SOC bridge interface and memory subsystem, and can go as high as 50MHz.

#### 15.3.4. Auxiliary Clock (ACLK)

The auxiliary clock (ACLK) is derived from FCLK with a /1, /2, to /128 divider, and supplies the timer and dead-time blocks. It can be clocked faster or slower than HCLK and can go as high as 100MHz.

#### 15.3.5. Clock Gating

The clock tree supports clock gating in deep-sleep mode for the timer block, ADC, SPI interface, I<sup>2</sup>C interface, UART interface, memory subsystem and the ARM Cortex-M0 itself.

#### 15.3.6. Ring Oscillator (ROSC)

The integrated ring oscillator provides 4 different clocks with 7.5MHz, 9.6MHz, 13.8MHz, and 25.7MHz settings. After reset, the clock tree always defaults to this clock input with the lowest frequency setting.

#### 15.3.7. Trimmed 4MHz RC Oscillator

The 2% trimmed 4MHz RC oscillator provides an accurate clock suitable for many applications. It is also used to derive the clock for the Multi-Mode Power Manager.

#### 15.3.8. Internal Slow RC Oscillator

An internal 32kHz RC oscillator is used during start up to provide an initial clock to analog circuitry. It is not used as a clock input to the clock tree.

### 15.3.9. Crystal Oscillator Driver

The optional crystal oscillator driver can drive crystals from 2MHz to 10MHz to provide a highly accurate and stable clock into the system.

#### 15.3.10. External Clock Input

The clock tree can be supplied with an external clock up to 10MHz.

#### 15.3.11. PLL

The integrated PLL input clock is supplied by the FRCLK with an input frequency range of 1MHz to 25MHz. The PLL output frequency is adjustable from 3.5MHz to 100MHz.



## **15.4.** Electrical Characteristics

## **Table 29. Clock Control System Electrical Characteristics**

 $(V_{SYS} = V_{CCIO} = 5V, V_{CC33} = 3.3V, V_{CC18} = 1.8V, and T_A = -40^{\circ}C$  to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNI T
Clock Tree (I	FRCLK, FCLK, HCLK, and ACLK)				_	
$f_{\text{FRCLK}}$	Free running clock frequency				50	MHz
$f_{\rm FCLK}$	Fast clock frequency				100	MHz
$f_{\text{HCLK}}$	High-speed clock frequency				50	MHz
$f_{ACLK}$	Auxiliary clock frequency				100	MHz
Internal Osci	illators					
		Frequency setting = 11b		7.5		
¢.	Ding agaillatay fraguangy	Frequency setting = 10b		9.6		MII
$f_{ROSC}$	Ring oscillator frequency	Frequency setting = 01b		13.8	_	MHz
		Frequency setting = 00b		25.7		
C	The locality of the	T <sub>A</sub> = 25°C	-2%	4	2%	
$ m f_{TRIM}$	Trimmed RC oscillator frequency	$T_A = -40$ °C to $105$ °C	-3%	4	3%	MHz
	Trimmed RC oscillator clock jitter	T <sub>A</sub> = -40°C to 85°C		0.5		%
Crystal Oscil	lator Driver				_	
$V_{\text{IH;XIN}}$	XIN high-level input voltage		0.65•V <sub>CC18</sub>			V
$V_{\text{IL;XIN}}$	XIN low-level input voltage				0.35•V <sub>CC18</sub>	V
$f_{XTAL}$	Crystal oscillator frequency range		2		10	MHz
		f <sub>XTAL</sub> = 2MHz to 3MHz		25		
	Recommended capacitive load	f <sub>XTAL</sub> = 3MHz to 6MHz		20		pF
		f <sub>XTAL</sub> = 6MHz to 10MHz		16		
		f <sub>XTAL</sub> = 2MHz to 3MHz			1000	
	External circuit ESR	f <sub>XTAL</sub> = 3MHz to 6MHz			400	Ω
		$f_{XTAL} = 6MHz$ to $10MHz$			100	
External Clo	ck Input	•			_	
$f_{\text{EXTCLK}}$	External clock input frequency range				40	MHz
t <sub>HIGH;EXTCLK</sub>	External clock high time		10			ns
$t_{\text{LOW;EXTCLK}}$	External clock low time		10			ns
PLL			<u> </u>			
$f_{\mathrm{INPLL}}$	PLL input frequency range		2		25	MHz
$f_{ m OUTPLL}$	PLL output frequency range		3.5		100	MHz
	PLL settling time			0.5		ms
	PLL period jitter	RMS		30		
	PLL period jitter	Peak to peak		±150		ps




#### 16. ARM CORTEX-M0 MICROCONTROLLER CORE

#### 16.1. Features

- ARM Cortex-M0 core
- Fast single-cycle 32-bit x 32-bit multiplier
- 24-bit SysTick timer
- Up to 50MHz operation
- Serial wire debug (SWD), with 4 break-point and 2 watch-point unit comparators
- Nested vectored interrupt controller (NVIC) with 25 external interrupts
- Wake-up interrupt controller (WIC) with GPIO, real-time clock (RTC) and watchdog timer (WDT) interrupts enabled
- Sleep and deep-sleep mode with clock gating

## 16.2. Block Diagram

Figure 16-1. ARM Cortex-M0 Microcontroller Core



## 16.3. Functional Description

The ARM Cortex-M0 microcontroller core is configured for little endian operation and includes the fast single-cycle 32-bit multiplier and 24-bit SysTick timer and can operate at a frequency of up to 50MHz.

The microcontroller nested vectored interrupt controller (NVIC) supports 25 external interrupts for the device's peripherals and sub-systems. For low-latency interrupt processing, the NVIC also supports interrupt tail-chaining. The wake-up interrupt controller (WIC) is able to wake up the device from low-power modes using any GPIO interrupt, as well as from the RTC or WDT. The ARM Cortex-M0 supports both sleep and deep-sleep low-power modes. The deep-sleep mode supports clock gating to limit standby power even further.

Firmware debug support includes 4 break-point and 2 watch-point unit comparators using the serial wire debug (SWD) protocol. The serial wire debug mechanism can be disabled to prevent device access to the firmware in the field.



## 16.4. Electrical Characteristics

## Table 30. Microcontroller and Clock Control System Electrical Characteristics


 $(V_{SYS} = V_{CCIO} = 5V, V_{CC33} = 3.3V, V_{CC18} = 1.8V, and T_A = -40^{\circ}C$  to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T
$f_{\text{HCLK}}$	Microcontroller clock	HCLK			50	MHz
		$\begin{split} f_{\text{FRCLK}} &= f_{\text{HCLK}} = f_{\text{ACLK}} = \text{ROSC 11b, PLL} \\ \text{disabled, CPU halt; other clock sources, ADC,} \\ \text{timers, and serial interface disabled} \end{split}$	2.5(1)	3.4	7	
		$\begin{split} f_{\text{FRCLK}} &= f_{\text{HCLK}} = f_{\text{ACLK}} = \text{ROSC 10, PLL} \\ disabled, CPU halt; other clock sources, ADC, \\ timers, and serial interface disabled \end{split}$	PU halt; other clock sources, ADC, 3.0 <sup>(1)</sup>		7.8	
$I_{\text{OP;VSYS}}$	$\mathbf{V}_{ ext{SYS}}$ operating supply current	$\begin{split} f_{FRCLK} &= f_{HCLK} = f_{ACLK} = ROSC~01,~PLL\\ disabled,~CPU~halt;~other~clock~sources,~ADC,\\ timers,~and~serial~interface~disabled \end{split}$	4.1(1) 5.3		9.5	
		$\begin{split} f_{FRCLK} &= f_{HCLK} = f_{ACLK} = ROSC~00,~PLL\\ disabled,~CPU~halt;~other~clock~sources,~ADC,\\ timers,~and~serial~interface~disabled \end{split}$	7.4 <sup>(1)</sup>	9	15	mA
		$\begin{split} f_{FRCLK} &= f_{HCLK} = f_{ACLK} = CLKREF, PLL \ disabled, \\ CPU \ halt; other clock sources, ADC, timers, \\ and serial interface \ disabled \end{split}$	1.5(1)	2.3	4.4	
		$\begin{split} f_{FRCLK} &= f_{HCLK} = f_{ACLK} = 10 MHz \ XTAL, PLL \\ disabled, CPU \ halt; other clock sources, ADC, \\ timers, and serial interface disabled \end{split}$	3.6(1)	4.5	6.7	
		$\begin{aligned} f_{\text{FRCLK}} &= \text{4MHz CLKREF, } f_{\text{HCLK}} = \text{50MHz, } f_{\text{ACLK}} \\ &= f_{\text{OUTPLL}} = \text{100MHz, CPU halt; } \text{other clock} \\ \text{sources, ADC, timers, and serial interface} \\ \text{disabled} \end{aligned}$	20.9(1)	23.3	26.5	
I <sub>Q;VCCIO</sub>	V <sub>CCIO</sub> quiescent supply current			0.02	-	mA

<sup>(1)</sup> All minimum operating supply current values are for room temperature only

## **16.5.** Typical Performance Characteristics

(V<sub>SYS</sub> = V<sub>CCIO</sub> = 5V, V<sub>CC33</sub> = 3.3V, V<sub>CC18</sub> = 1.8V, and  $T_A$  = 25°C unless otherwise specified.)






## 17. I/O CONTROLLER

#### 17.1. Features

- 5V-compliant I/O PAx, PDx, PEx
- 3.3V-compliant I/O PCx
- Configurable drive strength on PAx, PDx, PEx
- Configurable pull-up or pull-down on PAx, PDx, PEx

## 17.2. Block Diagram

Figure 17-1. I/O controller



#### 17.3. Functional Description

The PAC can support up to 4 ports with 8 I/Os each from PAx, PCx, PDx, and PEx, in addition to the I/Os on the analog front end. All PAx, PCx, PDx, and PEx ports have interrupt capability with configurable interrupt edge.

PAx, PDx, and PEx I/Os use  $V_{\text{CCIO}}$  as the I/O supply voltage that is 5V on default parts (and 3.3V available from factory). The drive current can be configured as 8mA or 16mA. They also support weak pull-up and pull-down to save external components.

PCx uses  $V_{\text{CC33}}$  as its I/O supply voltage. The drive current is fixed to 8mA. PC0 to PC5 are also associated with analog inputs AD0 to AD5 to the ADC.



## 17.4. Electrical Characteristics

## **Table 31. I/O Controller Electrical Characteristics**

 $(V_{SYS} = V_{CCIO} = 5V, V_{CC33} = 3.3V, V_{CC18} = 1.8V, and T_A = -40^{\circ}C$  to 105°C unless otherwise specified.)


SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNI T
PAx, PDx, PE	Ex (5V Operation)						
$V_{\text{IH}}$	High-level input voltage	V <sub>CCIO</sub> = 5V		3			V
$V_{\scriptscriptstyle IL}$	Low-level input voltage	V <sub>CCIO</sub> = 5V	V <sub>CCIO</sub> = 5V			0.8	V
т	. , ,	$V_{CCIO} = 5V$ ,	Drive strength setting = 0b	7			
${ m I}_{ m OL}$	Low-level output sink current	$V_{OL} = 0.4V$	Drive strength setting = 1b	15			mA
T	High land and a summer	$V_{CCIO} = 5V$ ,	Drive strength setting = 0b			-7	]
$I_{OH}$	High-level output source current	$V_{OH} = 2.4V$	Drive strength setting = 1b			-15	mA
$R_{PU}$	Weak pull-up resistance	V <sub>CCIO</sub> = 5V		53	66	87	kΩ
$R_{\text{PD}}$	Weak pull-down resistance	V <sub>CCIO</sub> = 5V		63	108	244	kΩ
$I_{\scriptscriptstyle \rm IL}$	Input leakage current	T <sub>A</sub> = 125°C	T <sub>A</sub> = 125°C		0	10	μA
PAx, PDx, PE	Ex (3.3V Operation)	•		•		_	
$V_{\text{IH}}$	High-level input voltage	$V_{\rm CCIO} = 3.3 \rm V$	$V_{\text{CCIO}} = 3.3 \text{V}$				V
$V_{\scriptscriptstyle IL}$	Low-level input voltage	$V_{\text{CCIO}} = 3.3 \text{V}$				0.8	V
т	I look out of the comment	$V_{\text{CCIO}} = 3.3V$ , Drive strength setting = 0b	4			mA	
${ m I}_{ m OL}$	Low-level output sink current	$V_{OL} = 0.4V$	Drive strength setting = 1b	8		_	] mA
т	High land and a summer	$V_{CCIO} = 3.3V$ ,	Drive strength setting = 0b			-4	A
$I_{OH}$	High-level output source current	$V_{OH} = 2.4V$	Drive strength setting = 1b			-8	mA
$R_{\text{PU}}$	Weak pull-up resistance	$V_{\rm CCIO} = 3.3 \rm V$		47	74	104	kΩ
$R_{PD}$	Weak pull-down resistance	$V_{\rm CCIO} = 3.3V$	$V_{\rm CCIO} = 3.3 \rm V$		84	121	kΩ
$I_{\rm IL}$	Input leakage current	$T_A = 125^{\circ}C$		-10	0	10	μA
PCx (3.3V O <sub>I</sub>	peration)						
$V_{\text{IH}}$	High-level input voltage	$V_{CC33} = 3.3V$		2			V
$V_{\scriptscriptstyle IL}$	Low-level input voltage	$V_{CC33} = 3.3V$	$V_{CC33} = 3.3V$			0.8	V
$I_{OL}$	Low-level output sink current	$V_{CC33} = 3.3V, V_{CC33}$	$V_{CC33} = 3.3V, V_{OL} = 0.4V$				mA
$I_{OH}$	High-level output source current	$V_{CC33} = 3.3V, V_{CC33}$	$V_{CC33} = 3.3V, V_{OH} = 2.4V$			-7	mA
${ m I}_{ m IL}$	Input leakage current	T <sub>A</sub> = 125°C		-10	0	10	μA



## 18. SERIAL INTERFACE

## 18.1. Block Diagram

Figure 18-1. Serial Interface



## 18.2. Functional Description

The device has up to three serial interfaces: I<sup>2</sup>C, UART, and SPI.

#### 18.2.1. I<sup>2</sup>C Controller

The I<sup>2</sup>C controller is a configurable peripheral that can support various modes of operation:

- I<sup>2</sup>C master operation
  - ◆ Normal mode (100kHz), fast mode (400kHz), or fast mode plus (1MHz)
  - ◆ Single and multi-master
  - Synchronization (multi-master)
  - ◆ Arbitration (multi-master)
  - ◆ 7-bit or 10-bit slave addressing
- I<sup>2</sup>C slave operation
  - ◆ Normal mode (100kHz), fast mode (400kHz), or fast mode plus (1MHz)
  - Clock stretching
  - ◆ 7-bit or 10-bit slave addressing

The I<sup>2</sup>C peripheral may operate either by polling, or can be configured to be interrupt driven for both receive and transmit



data.

#### 18.3. UART Controller

The UART peripheral is a configurable peripheral that can support various features and modes of operation:

- Programmable clock selection
- National Instruments PC16550D compatible
- 16-deep transmit and receive FIFO and fractional clock divisor
- Up to 3.125Mbps communication speed (with HCLK = 50MHz)

The UART peripheral may operate either by polling, or can be configured to be interrupt driven for both receive and transmit data.

#### 18.4. SPI Controller

The device contains an SPI controller that can each be used in either master or slave operation, with the following features:

- SPI master operation
  - Control of up to three different SPI slaves
  - ◆ Operation up to 25MHz
  - Flexible multiple transmit mode for variable-size SPI data with user-defined chip-select behavior
  - ◆ Chip select "shaping" through programmable additional delay for chip-select setup, hold and wait time for back-to-back transfers
- SPI master or slave operation
  - Supports clock phase and polarity control
  - ◆ Data transmission/reception can be on 8-, 16-, 24- or 32-bit boundary
  - Selectable data bit ordering (LSB or MSB first)
  - Programmable chip select polarity
  - ◆ Selectable "auto-retransmit" mode

The SPI peripheral may operate either by polling, or can be configured to be interrupt driven for both receive and transmit data.



## 18.5. Dynamic Characteristics

## **Table 32. Serial Interface Dynamic Characteristics**

( $V_{SYS} = V_{CCIO} = 5V$ ,  $V_{CC33} = 3.3V$ ,  $V_{CC18} = 1.8V$ , and  $T_A = -40^{\circ}C$  to  $105^{\circ}C$  unless otherwise specified.)

(*313 *000	0 v, v ccss 0.0 v, v ccs 1.0 v, and 1A	io o to roo o amoto otherwice opcomed.)				
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNI T
I <sup>2</sup> C					-	
		Standard mode (100kHz)	2.8			MHz
f <sub>I2CCLK</sub>	I <sup>2</sup> C input clock frequency	Fast mode (400kHz)	2.8			MHz
		Fast mode plus (1MHz)	6.14			MHz
UART						
$f_{\text{UARTCLK}}$	UART input clock frequency				$f_{\text{HCLK}}/16$	MHz
	UART baud rate	$f_{HCLK} = 50MHz$			3.125	Mbps
SPI						
$f_{ m SPICLK}$	SPI input clock frequency	Master mode			$f_{\text{HCLK}}/2$	MHz
		Slave mode			$f_{\text{HCLK}}/2$	MHz




Table 33. I<sup>2</sup>C Dynamic Characteristics

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$ m f_{SCL}$	SCL clock frequency	Standard mode	0		100	
		Fast mode	0		400	kHz
		Fast mode plus	0		1000	1
		Standard mode	4.7			
$t_{\rm LOW}$	SCL clock low	Fast mode	1.3			μs
		Fast mode plus	0.5			1
		Standard mode	4.0			
$t_{\text{HIGH}}$	SCL clock high	Fast mode	0.6			μs
		Fast mode plus	0.26			1
		Standard mode	4.0			
$t_{\text{HD;STA}}$	Hold time for a repeated START condition	Fast mode	0.6		_	μs
		Fast mode plus	0.26		-	1
		Standard mode	4.7		_	
$t_{SU;STA}$	Set-up time for a repeated START condition	Fast mode	0.6		-	μs
		Fast mode plus	0.26		_	1
	Data hold time	Standard mode	0		3.45	
$t_{\text{HD;DAT}}$		Fast mode	0		0.9	μs
		Fast mode plus	0		_	1
		Standard mode	250			
$t_{SU;DAT}$	Data set-up time	Fast mode	100		_	ns
		Fast mode plus	50		_	1
	Set-up time for STOP condition	Standard mode	4.0		_	
t <sub>SU;STO</sub>		Fast mode	0.6			μs
		Fast mode plus	0.26			1
		Standard mode	4.7			
$t_{\mathrm{BUF}}$	Bus free time between a STOP and START condition	Fast mode	1.3		_	μs
		Fast mode plus	0.5		-	1
		Standard mode			1000	
$t_{\rm r}$	Rise time for SDA and SCL	Fast mode	20		300	ns
		Fast mode plus			120	1
		Standard mode			300	
$t_{\mathrm{f}}$	Fall time for SDA and SCL	Fast mode			300	ns
		Fast mode plus			120	1
		Standard mode, Fast mode			400	pF
C <sub>b</sub>	Capacitive load for each bus line	Fast mode plus			550	pF



# Figure 18-2. I<sup>2</sup>C Timing Diagram






**Table 34. SPI Dynamic Characteristics** 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SCLK;HIGH</sub>	SPICLK Input High Time		30			ns
t <sub>SCLK;LOW</sub>	SPICLK Input Low Time		30			ns
t <sub>ss;sclk</sub>	SPICSn to SPICLK Time		120		-	ns
tss;mosi	SPICSn to SPIMISO High-impedance time		10		50	ns
$t_{r(SCLK)}$	SPICLK Rise Time	SPICLK = 25MHz		10	25	ns
$t_{f(SCLK)}$	SPICLK Fall Time	SPICLK - 25MINZ		10	25	ns
$t_{r(MOSI)}$	SPIMISO Rise Time			10	25	ns
$t_{f(SMOSI)}$	SPIMISO Fall Time			10	25	ns
t <sub>SU;MISO</sub>	SPIMISO Setup Time		20			ns
t <sub>H;MISO</sub>	SPIMISO Hold Time		20			ns

Figure 18-3. SPI Timing Diagram





## 19. TIMERS

## 19.1. Block Diagram

Figure 19-1. Timers A, B, C, and D






Figure 19-2. SOC Bus Watchdog and Wake-Up Timer





Figure 19-3. Real-Time Clock and Watchdog Timer



## 19.2. Functional Description

The device includes 9 timers: timer A, timer B, timer C, timer D, watchdog timer 1 (WDT), watchdog timer 2, wake-up timer, real-time clock (RTC), and SysTick timer. The device supports up to 14 different PWM signals and has up to 7 dead-time controllers. Timers A, B, C and D can be concatenated to synchronize to a single clock and start/stop signal for applications that require a synchronized timer period between timers.

#### 19.2.1. Timer A

Timer A is a general purpose 16-bit timer with 8 PWM/capture and compare units. It has 4 pairs of PWM signals going into 4 dead-time controllers. Timer A can be concatenated with timers B, C, and D to synchronize the PWM/capture and compare units. It can use either ACLK or HCLK as clock input with an additional clock divider from /1 to /128.

#### 19.2.2. Timer B

Timer B is a general purpose 16-bit timer with 2 PWM/capture and compare units. It has one pair of PWM signals going into one dead-time controller, as well as 2 additional compare units that can be used for additional system time bases for interrupts. Timer B can be concatenated with timers A, C, and D to synchronize the PWM/capture and compare units. It can use either ACLK or HCLK as clock input with an additional clock divider from /1 to /128.

#### 19.2.3. Timer C

Timer C is a general purpose 16-bit timer with 2 PWM/capture and compare units. It has one pair of PWM signals going into one dead-time controller. Timer C can be concatenated with timers A, B, and D to synchronize the PWM/capture and compare units. It can use either ACLK or HCLK as clock input with an additional clock divider from /1 to /128.



#### 19.2.4. Timer D

Timer D is a general purpose 16-bit timer with 2 PWM/capture and compare units. It has one pair of PWM signals going into one dead-time controller. Timer D can be concatenated with timers A, B, and C to synchronize the PWM/capture and compare units. It can use either ACLK or HCLK as clock input with an additional clock divider from /1 to /128.

#### 19.2.5. Watchdog Timer

The 24-bit watchdog timer (WDT) can be used for long time period measurements or periodic wake up from sleep mode. The watchdog timer can be used as a system watchdog, or as an interval timer, or both. The watchdog timer can use either FRCLK or FCLK as clock input with an additional clock divider from /2 to /65536.

#### 19.2.6. SOC Bus Watchdog Timer

The watchdog timer 2 is used to monitor internal SOC Bus communication. It will trigger device reset if there is no SOC Bus communication to the AFE for 4s or 8s.

#### 19.2.7. Wake-Up Timer

The wake-up timer can be used for very low power hibernate and sleep modes to wake up the micro controller periodically. It can be configured to be 125ms, 250ms, 500ms, 1s, 2s, 4, or 8s.

#### 19.2.8. Real-Time Clock

The 24-bit real-time clock (RTC) can be used for time measurements when an accurate clock source is used. This timer can also be used for periodic wake up from sleep mode. The RTC uses FRCLK as clock input with an additional clock divider from /2 to /65536.



# 20. THERMAL CHARACTERISTICS

## **Table 35. Thermal Characteristics**

PARAMETER	VALUE	UNIT
Operating ambient temperature range	-40 to 105	°C
Operating junction temperature range	-40 to 125	°C
Storage temperature range	-55 to 150	°C
Lead temperature (Soldering, 10 seconds)	300	°C
Junction-to-case thermal resistance $(\theta_{JC})$	16.8	°C/W
Junction-to-ambient thermal resistance $(\theta_{JA})$	31.5	°C/W



## 21. APPLICATION EXAMPLES

The following simplified diagrams show different examples of PAC applications. Refer to application notes for detailed design description.

Figure 21-1. 3-Phase Motor Using PAC5255 (Simplified Diagram)




Figure 21-2. Solar Micro-Inverter Using PAC5255 (Simplified Diagram)







Figure 21-3. Motor with LED Lighting Using PAC5255 (Simplified Diagram)





# 22. PACKAGE OUTLINE AND DIMENSIONS

## 22.1. TQFN1010-57 Package Outline and Dimensions

Figure 22-1. TQFN1010-57




Table 22-1. Dimensions

	Millimeters		Inc	hes
Dimensions	Min.	Max.	Min.	Max.
A	0.700	0.800	0.028	0.031
A1	-0.004	0.050	0.000	0.002
A3	0.203 0.008		008	
b	0.150	0.250	0.006	0.010
b1	0.100	0.200	0.004	0.008
D	9.900	10.100	0.390	0.398
D1	4.900	5.100	0.193	0.201
E	9.900	10.100	0.390	0.398
E1	2.900	3.100	0.114	0.122
е	0.500		0.0	)20
L	0.350	0.450	0.014	0.018



## 23. LEGAL INFORMATION

Copyright © 2018 Active-Semi, Inc. All rights reserved.

All information provided in this document is subject to legal disclaimers.

Active-Semi reserves the right to modify its products, circuitry or product specifications without notice. Active-Semi products are not intended, designed, warranted or authorized for use as critical components in life-support, life-critical or safety-critical devices, systems, or equipment, nor in applications where failure or malfunction of any Active-Semi product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Active-Semi accepts no liability for inclusion and/or use of its products in such equipment or applications. Active-Semi does not assume any liability arising out of the use of any product, circuit, or any information described in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Active-Semi or others. Active-Semi assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. Customers should evaluate each product to make sure that it is suitable for their applications. Customers are responsible for the design, testing, and operation of their applications and products using Active-Semi products. Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. All products are sold subject to Active-Semi's terms and conditions of sale supplied at the time of order acknowledgment. Exportation of any Active-Semi product may be subject to export control laws.

Active-Semi $^{\circ}$ , Power Application Controller $^{\circ}$ , the Active-Semi logo, Solutions for Sustainability $^{TM}$ , Micro Application Controller $^{TM}$ , Multi-Mode Power Manager $^{TM}$ , Configurable Analog Front End $^{TM}$ , and Application Specific Power Drivers $^{TM}$  are trademarks of Active-Semi, Inc.

ARM® and Cortex® are registered trademarks of ARM Limited. All referenced brands and trademarks are the property of their respective owners.

For more information on this and other products, contact sales@active-semi.com or visit www.active-semi.com.