DATA SHEET



Totally Logical

## **Z90102/103/104** 40-PIN LOW-COST DIGITAL

TELEVISION CONTROLLER

#### FEATURES

	ROM	RAM*	
Device	(KB)	(Bytes)	I/O
Z90102	4	236	24
Z90103	6	236	24
Z90104	8	236	24

Note: \*General-Purpose

#### 8-Bit CMOS Microcontroller for Consumer Television, Cable and Satellite Receiver Applications.

- Lowest Cost DTC Family Member
- Low Power Consumption
- Fast Instruction Pointer-1.5 µs @ 4 MHz
- Two Standby Modes—STOP and HALT
- Low Voltage Detection/Voltage Sensitive Reset
- Port 2 (8-Bit Programmable I/O) and Port 3 (2-Bit Input, 3-Bit Output) Register Mapped Ports
- Port 6 (6-Bit Input and Tristate Comparator AFC Input) Memory Mapped I/O Ports
- All Digital CMOS Levels Schmitt-Triggered
- Two Programmable 8-Bit Counter/Timers each with 6-Bit Programmable Prescaler
- Six Vectored, Priority Interrupts from Six Different Sources

- Clock Speed up to 4 MHz
- On-Chip Oscillator that accepts a Crystal, Ceramic Resonator, LC or External Clock Drive
- Permanently Enabled Watch-Dog/Power-On Reset Timer
- 3K x 6-Bit Character Generator ROM
- 120 x 7-Bit Video RAM
- Mask Programmable 96-Character Set Display. The 90102, 90103, and 90104 features an 8-Row x 20 Column Format with an 11x15 Pixel Character Cell. The 90102, 90103 90104 is Capable of Supporting English, Korean, Thai, Chinese and Japanese High Resolution Characters.
- Fully Programmable Color Attributes Including Row Character, Row Background/Fringes, Frame Background/Position, Bar Graph Color Change, and Character Size
- Programmable Display Position and Character Size Control
- One Pulse Width Modulators (14-Bit Resolution) for Voltage Synthesis Tuner Control.
- Three Pulse Width Modulator (8-Bit Resolution) for Picture Control
- Three Pulse Width Modulators (6-Bit Resolution) for Audio Control

#### **GENERAL DESCRIPTION**

The Z90102/103/104 is a 40-pin Low-Cost Digital Television Controller equipped with 4, 6, and 8 KB of ROM and 236 bytes of RAM. The Z90102/103/104 features ZiLOG's Z8<sup>®</sup> STOP Mode MCU technology, and is CMOS-compatible. The DTC offers a mask-programmed ROM which enables the  $Z8^{\textcircled{R}}$  MCU to be used in a high-volume production application device embedded with a custom program (customer supplied program). The devices are combined togeth-

#### **GENERAL DESCRIPTION** (Continued)

er with the Z86C27 and Z86127 to provide support for midrange and low-end TV applications.

ZiLOG's DTC offers fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, and easy hardware/software system expansion along with low cost and low power consumption. The device provides an ideal performance and reliability solution for consumer and industrial television applications.

The Z90102/3/4 architecture is characterized by utilizing ZiLOG's advanced highly-integrated design methodology. The device features an 8-bit internal data path controlled by a Z8 microcontroller, On Screen Display (OSD) logic circuits, and Pulse Width Modulators (PWM). On-chip peripherals include two register mapped I/O ports (Ports 2 and 3), interrupt control logic (one software, two external and three internal interrupts), and a standby mode recovery input port (Port 3, P30).

The OSD control circuits support 8 rows x 20 columns of characters. The character color is specified by row. One of the eight rows is assigned to show two kinds of colors for bar type displays such as volume control. The OSD is capable of displaying either low resolution ( $5 \times 7$  dot pattern) or high-resolution ( $11 \times 15$  dot pattern) characters.

A 14-bit PWM port provides enough voltage resolution for a voltage synthesizer tuning system. Three 6-bit PWM ports are used for controlling audio signal levels. Three 8-bit PWM ports are used to vary picture levels. For DTC applications demanding powerful I/O capabilities, the Z90102/3/4 provides 24 I/O pins dedicated to input and output. These lines are grouped into three ports, and are configurable under software control to provide timing, status signals, parallel I/O, and an address/data bus for interfacing to external memory.

There are three basic address spaces available to support a wide range of configurations: Program Memory, Video RAM, and Register File. The Register File is composed of 236 bytes of general-purpose registers, two I/O Port registers, 15 control and status registers, and three reserved registers.

To unburden the program from coping with the real-time problems such as counting/timing and data communication, the DTC offers two on-chip counter/timers with a large number of user selectable modes (Figure 1).

**Note:** All Signals with an overline, " $\overline{}$ ", are active Low. For example,  $\overline{B/W}$ , in which WORD is active Low, and  $\overline{B}/W$ , in which BYTE is active Low.

Power connections follow conventional descriptions below:

Connection	Circuit	Device	
Power	V <sub>CC</sub>	V <sub>DD</sub>	
Ground	GND	V <sub>SS</sub>	





Figure 1. Functional Block Diagram





40-Pin	Name	Function	Direction
1	PWM1	Pulse Width Modulator 1	Output
2,3	P35–36	Port 3, Pins 5, 6	Output
4	P34	Port 3, Pin 4	Output
5	P31	Port 3, Pin 1	Input
6	P30	Port 3, Pin 0	Input
7	XTAL1	Crystal Oscillator	Input
8	XTAL2	Crystal Oscillator	Output
9	RESET	System Reset	Input
10	P60	Port 6, Pin 0	Input
11	GND	Ground	
12	P61	Port 6, Pin 1	Input
13	P62	Port 6, Pin 2	Input
14	V <sub>CC</sub>	Power Supply	
15,16,17	P63-65	Port 6, Pins 3, 4, 5	Input
18	AFCIN	AFC Voltage Level	Input
19	OSCIN	Video Dot Clock Osc	Input
20	OSC <sub>OUT</sub>	Video Dot Clock Osc	Output
21	HSYNC	Horizontal Sync	Input
22	VSYNC	Vertical Sync	Input

#### Table 1. 40-Pin Mask-ROM Plastic DIP

40-Pin	Name	Function	Direction
23	V <sub>RED</sub>	Video Red	Output
24	V <sub>GREEN</sub>	Video Green	Output
25	V <sub>BLUE</sub>	Video Blue	Output
26	V <sub>BLANK</sub>	Video Blank	Output
27–34	P20-27	Port 2, Pins 0,1,2,3,4,5,6,7	In/Output
35	PWM11	Pulse Width Modulator 11	Output
36	PWM10	Pulse Width Modulator 10	Output
37	PWM9	Pulse Width Modulator 9	Output
38	PWM8	Pulse Width Modulator 8	Output
39	PWM7	Pulse Width Modulator 7	Output
40	PWM6	Pulse Width Modulator 6	Output

#### Table 1. 40-Pin Mask-ROM Plastic DIP

#### PIN DESCRIPTION

**XTAL1, XTAL2.** These pins are a time-based input and output, respectively. These pins connect to the internal parallel-resonant clock crystal (4 MHz max) oscillator circuit with two capacitors to GND. XTAL1 is also used as an external clock input.

**SCLK System Clock.** SCLK is the internal system clock. This pin is used to clock external glue logic.

**HSYNC.** This pin represents a Schmitt triggered, CMOSlevel input pin. Horizontal Sync is an input pin that accepts an externally generated Horizontal Sync signal of either negative or positive polarity.

**VSYNC.** This pin represents a Schmitt-triggered, CMOSlevel input pin. Vertical Sync is an input pin that accepts an externally generated Vertical Sync signal of either negative or positive polarity.

 $OSC_{IN}$ ,  $OSC_{OUT}$ . These pins represent the Video Oscillator input and output, respectively. Oscillator input and output pins are used here for on-screen display circuits. These pins connect to an inductor and two capacitors to generate the character dot clock (typically around 6 MHz). The dot clock frequency determines the character pixel width and phase synchronized to HSYNC.

 $V_{BLANK}$ /Video Blank. This pin is a CMOS output pin with programmable polarity.  $V_{BLANK}$  is used as a superimpose control port to display characters from video RAM. The signal controls Y signal output of the CRT and turns off the incoming video display, while the characters in video RAM are superimposed on the screen. The red, green, and blue outputs drive the three electron guns on the CRT directly, while the blank output turns off the Y signal.

**V<sub>BLUE</sub>/Video Blue.** This pin is a CMOS Output of the Blue video signal (B–Y) and is programmable for either polarity.

 $V_{GREEN}$ /Video Green. This pin is a CMOS Output of the Green video signal (G–Y) and is programmable for either polarity.

 $V_{RED}$ /Video Red. This pin is a CMOS Output of the Red video signal (R-Y) and is programmable for either polarity.

**Port 2 (P27–P20).** Port 2 is an 8-bit, CMOS-compatible port, and is bit-programmable for either input or output. Input buffers are Schmitt-triggered. Bits programmed as outputs may be globally programmed as either push-pull or open-drain (Figure 32).

**Port 3 (P30, P31, P34–P36).** Port 3 (P30 input), is read directly. If appropriately enabled, a negative edge event is latched in IRQ3 to initiate an IRQ3 vectored interrupt. An application could place the device in STOP Mode when P30 goes Low (in the IRQ3 interrupt routine). P30 initiates a STOP Mode recovery when it subsequently goes to a High. Port 3, P31 are read directly. If appropriately enabled, a negative edge event is latched in IRQ2 to initiate an IRQ2 vectored interrupt. P31 High is signified as the TIN signal to Timer1. Port 3, P34 and P35 are general-purpose output lines. Port 3, P36 is used as a general-purpose output or as an output for TOUT (from Timer1 or Timer2) or SCLK (Figure 34).

**Port 6 (P65–P60).** Port 6 is a 6-bit, CMOS-compatible input port that is Schmitt-triggered. The outputs of the AFC comparators internally feed into the Port 6, bit 6 and bit 7 inputs (Figure 35).

**AFC**<sub>IN</sub>. This pin is a comparator input port that is memorymapped. The input signal is supplied to two comparators with VTH1=2/5 V<sub>CC</sub> and VTH2=3/5 V<sub>CC</sub> typical threshold voltage. The comparator outputs are internally connected to Port 6, bit 6 and bit 7. AFC<sub>IN</sub> is typically used to detect the AFC voltage level to accommodate digital automatic fine-tuning functions.

**Pulse Width Modulator 1 (PWM).** PWM1 is typically used as the D/A converter for Voltage Synthesis Tuning systems. This pn is a push-pull output with 14-bit resolution.

**Pulse Width Modulator 6–8 (PWM).** PWM8–PWM6 are Pulse Width Modulators with 6-bit resolution.

**Pulse Width Modulator 9, 10, 11 (PWM).** PWM9–PWM11 are Pulse Width Modulator circuits with 8-bit resolution. These PWMs are 12 volt, open-drain outputs.

**Pulse Width Modulator 1, 6, 7, 8 (PWM).** These pins are programmed as general-purpose outputs. PWM 1 is  $5 V_{OH}$  push-pull, and PWMs 6, 7, 8 are 12 volt open-drain outputs.

**RESET.** This pin is the System Reset. Code is executed from memory address 000CH after the RESET pin is set to a High level. The reset function is also carried out by detecting a  $V_{CC}$  transition state (automatic Power-On Reset) so that the external reset pin can be permanently tied to  $V_{CC}$ . A low level on RESET forces a restart of the device.

### ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This rating is a stress rating only. Operation of the device at any condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameters	Min	Max	Units	Notes
V <sub>CC</sub>	Power Supply Voltage	-0.3	+7	V	1
VI	Input Voltage	-0.3	V <sub>CC</sub> +0.3	V	
VI	Input Voltage	-0.3	V <sub>CC</sub> +0.3	V	2
Vo	Output Voltage	-0.3	13.2	V	3,4
l <sub>он</sub>	Output Current High		-10	mA	5
ЮН	Output Current High		-100	mA	6
I <sub>OL</sub>	Output Current Low		20	mA	5
I <sub>OL</sub>	Output Current Low		200	mA	6
T <sub>A</sub>	Operating Temperature				7
T <sub>STG</sub>	Storage Temperature	-65	+150	С	

#### Notes:

1. Voltage on all pins with respect to GND.

2. Port 2 open-drain.

3. PWM open-drain outputs.

4. Absolute maximum operating voltage 13.2V.

Absolute maximum momentary (non-operating) voltage is 16.0V.

5. One pin.

6. All pins.

7. See Ordering Information.

#### STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 3).



Figure 3. Test Load Diagram

#### CAPACITANCE

 $T_A = 25^{\circ}C$ ;  $V_{CC} = GND = 0V$ ; Freq =1.0 MHz; unmeasured pins to GND.

Parameter	Max	Units
Input capacitance	10	pF
Output capacitance	20	pF
I/O capacitance	25	pF
AFC <sub>IN</sub> input capacitance	10	pF

### DC CHARACTERISTICS

 $T_A = 0^{\circ}C$  to +70°C;  $V_{CC} = +4.5V$  to +5.5V;  $F_{OSC} = 4$  MHz

		T <sub>A</sub> = 0°C	to +70°C	Typical			
Sym	Parameter	Min	Max	@ 25°C	Units	Conditions	Notes
V <sub>IL</sub>	Input Voltage Low	0	0.2 V <sub>CC</sub>	1.48	V		
V <sub>ILC</sub>	Input XTAL/Osc In Low		0.07 V <sub>CC</sub>	0.98	V	External Clock Generator Driven	
VIH	Input Voltage High	0.7 V <sub>CC</sub>	V <sub>CC</sub>	3.0	V		
V <sub>IHC</sub>	Input XTAL/Osc In High	0.8 V <sub>CC</sub>	V <sub>CC</sub>	3.2	V	External Clock Generator Driven	
V <sub>HY</sub>	Schmitt Hysteresis	0.1 V <sub>CC</sub>		0.8	V		
V <sub>PU</sub>	Maximum Pull-Up Voltage		13.2		V		1,2
V <sub>OL</sub>	Output Voltage Low		0.4	0.16	V	I <sub>OL</sub> = 1.00 mA	
			0.4	0.19	V	l <sub>OL</sub> = 0.75 mA 1	
V <sub>00-01</sub>	AFC Level 01 In		0.45 V <sub>CC</sub>	1.9	V		
V <sub>01–11</sub>	AFC Level 11 In	0.5 V <sub>CC</sub>	0.75 V <sub>CC</sub>	3.12	V		
V <sub>OH</sub>	Output Voltage High	V <sub>CC</sub> -0.4		4.75	V	l <sub>OH</sub> = –0.75 mA	
IR	Reset Input Current		-80	-46	μA	$V_{RL} = 0_V$	
Ոլ	Input Leakage	-3.0	3.0	0.01	μA	0V, V <sub>CC</sub>	
I <sub>OL</sub>	Tristate Leakage	-3.0	3.0	0.02	μA	0V, V <sub>CC</sub>	
Icc	Supply Current	· · ·	20	13.2	mA	All inputs at rail & outputs	
ICC1			6	3.2	mA	floating	
I <sub>CC2</sub>			10	2.0	μA		

1. PWM open-drain.

2. Recommended operating voltage 12V with maximum positive tolerance 10% (for example, 13.2V).

## AC CHARACTERISTICS

Timing Diagrams



Figure 4. External Clock



Figure 5. Counter Timer



Figure 6. Interrupt Request

## AC CHARACTERISTICS (Continued)



Figure 8. On-Screen Display

AC CHARACTERISTICS<sup>\*</sup>  $T_A = 0^{\circ} C$  to +70° C;  $V_{CC} = +4.5V$  to +5.5V;  $F_{OSC} = 4$  MHz

No	Symbol	Parameter	Min	Max	Unit
1	ТрС	Input Clock Period	250	1000	ns
2	TrC,TfC	Clock Input Rise and Fall		15	ns
3	TwC	Input Clock Width	125		ns
4	TwTinL	Timer Input Low Width	70		ns
5	TwTinH	Timer Input High Width	3TpC		AP <b>H</b> ( <b>A A A A A A A A A A</b>
6	TpTin	Timer Input Period	8ТрС		
7	TrTin, TfTin	Timer Input Rise and Fall		100	ns
8a	TwIL	Int Req Input Low	70		ns
8b	TwlL		3TpC		
9	TwlH	Int Request Input High	3TpC		
10	TdPOR	Power On Reset Delay	25	100	ms
11	TdLVIRES	Low Voltage Detect to	200		ns
		Internal RESET Condition			
12	TwRES	Reset Minimum Width	5TpC		
13	TdHsOI	HSYNC Start to VOSC Stop	2TpV	3TpV	
14	TdHsOh	HSYNC End to VOSC Start		1TpV	
15	TdWDT	WDT Refresh Time		12	ms

\*Refer to DC Characteristics for details on switching levels.

#### FUNCTIONAL DESCRIPTION

The Z8 DTC incorporates special functions to enhance the Z8's versatility in consumer, industrial and television control applications.

**Pulse Width Modulator (PWM).** The Z90102/103/104 features seven PWM channels (Figure 9). There are three types of PWM circuits: PWM1 (one channel of 14-bit resolution) typically used for Voltage Synthesis Tuning, PWM8–PWM6 (three channels of 6-bit resolution) typically used for audio level control, and PWM9, 10, 11 (three channels of 8-bit resolution) typically used for picture level control. The PWM control registers are mapped into exter-

nal memory and are accessed through LDE and LDEI instructions.

**PWM1.** The PWM circuit is a push-pull output.

**PWMs 6 through 11.** The PWM circuits exhibit maximum values (on-times) when all 1s are loaded in their PWM Value registers (and minimum value for all 0s). PWM1 exhibits a maximum value for all 0s and minimum value for all 1s.

**On-Screen Display (OSD).** The OSD features a capability of displaying 8 rows x 20 columns of 96 kinds of characters for high-resolution ( $11 \times 15$  dots) patterns (Figure 10 and Figure 11).



Figure 9. Pulse Width Modulator Block Diagram

ZiLOG



Figure 10. On-Screen Display Block Diagram

#### FUNCTIONAL DESCRIPTION (Continued)

The OSD features are as follows:

- Character Color: Seven kinds of color are specified on a row basis.
- Character Pixel Size: Four character pixel sizes are selected for a high-resolution (1HL, 2HL, 3HL, and 4HL) Horizontal Line (HL).
- **Polarity Selections:** This function selects active Low or High for horizontal/vertical sync input and RGB outputs.
- **Display Position:** This function displays 64 vertical positions by 4HL units and 64 horizontal positions by a 4-dot clock.
- Inter-Row Spacing: Inter row vertical line spacing is set from 2HL to 17HL.
- Fade In/Out Control: Fade position is determined in vertical direction.
- **Bar Line Type Display:** One of the rows is selected to display an analog bar line every half column by setting second color with the proper character set.
- Fringe Function: Fringe off/on and the color selected using this feature.
- **Background Color:** Eight kinds of color including black background color.
- **ON/OFF Control:** Character display backgrounds are turned on and off using this feature.
- Number of Display Characters: 8 rows x 20 columns.
- Character Set: 96 (11 x 15 dots).

**Character Generator ROM.** The character generator ROM is organized as 3 KB of six bits. The ROM defines either  $11 \times 15$  dot (high resolution)

**Video RAM.** The Video RAM is organized as 8-row arrays  $(21 \times 7 \text{ bits each})$ . The first location of each row array contains the attribute for that row. Row attributes include pro-

grammable character color, row background color, and control for background off/on. The next 20 bytes contain row character data. Each character byte contains the ASCII code in order to select one of the 96 displayable characters. LDE or LDEI instructions are required to access the Video RAM (Figure 11).

Hex Address	3
FD00	Row 1 Attribute (ROW1_ATTR)
FD01	Row 1 Column 1 Character Data
FD02	Row 1 Column 2 through
FD13	Column 19 Character Data
FD14	Row 1 Column 20 Character Data
FD20	Row 2 Attribute (ROW2_ATTR)
FD21	Row 2 Column 1 Character Data
FD22	Row 2 Column 2 through
FD33	Column 19 Character Data
FD34	Row 1 Column 20 Character Data
FD40	
FD40 FD54	Row 3 Video RAM Buffer
FD54	Row 3 Video RAM Buffer Row 4 Video RAM Buffer
FD54 FD60	Row 4 Video RAM Buffer
FD54 FD60 FD74	
FD54 FD60 FD74 FD80	Row 4 Video RAM Buffer
FD54 FD60 FD74 FD80 FD94 FDA0 FDB4	Row 4 Video RAM Buffer Row 5 Video RAM Buffer
FD54 FD60 FD74 FD80 FD94 FDA0 FDB4 FDC0	Row 4 Video RAM Buffer Row 5 Video RAM Buffer
FD54 FD60 FD74 FD80 FD94 FDA0 FDB4 FDC0 FDD4	Row 4 Video RAM Buffer Row 5 Video RAM Buffer Row 6 Video RAM Buffer
FD54 FD60 FD74 FD80 FD94 FDA0 FDB4 FDC0	Row 4 Video RAM Buffer Row 5 Video RAM Buffer Row 6 Video RAM Buffer

Figure 11. Video RAM Configuration

(7 Bits Wide)	ROW1	ROW2	ROW3					
Row 1 Attribute	FD00H	FD20H	FD40H	ROW4	ROW5	ROW6	ROW7	ROW8
	L	L		FD60H	FD80H	FDA0H	FDC0H	FDE0H
Row 1 Column 1 Character	FD01H	FD21H		<b>}</b>	r			
Row 1 Column 2 Character	FD02H	FD22H	FD41H	FD61H	FD81H	FDA1H	FDC1H	
Row 1 Column 3 Character	FD03H		FD42H	FD62H	FD82H	FDA2H		FDE1H
Row 1 Column 4 Character	FD04H	FD23H	FD43H	FD63H	FD83H	FDA3H	FDC2H	FDE2H
		FD24H	FD44H	FD64H	FD84H	FDA4H	FDC3H	FDE3H
Row 1 Column 5 Character	FD05H	FD25H	FD45H	FD65H	FD85H		FDC4H	FDE4H
Row 1 Column 6 Character	FD06H	FD26H	FD46H	FD66H	FD86H	FDA5H	FDC5H	FDE5H
Row 1 Column 7 Character	FD07H	FD27H	FD47H	FD67H	FD87H	FDA6H	FDC6H	FDE6H
Row 1 Column 8 Character	FD08H	FD28H	FD48H	FD68H	FD88H	FDA7H	FDC7H	FDE7H
Row 1 Column 9 Character	FD09H	FD29H	FD49H	FD69H		FDA8H	FDC8H	FDE8H
Row 1 Column 10 Character	FD0AH	FD2AH	FD4AH	FD6AH	FD89H	FDA9H	FDC9H	FDE9H
Row 1 Column 11 Character	FD0BH	FD2BH	FD4BH		FD8AH	FDAAH	FDCAH	FDEAH
Row 1 Column 12 Character	FD0CH	FD2CH	FD4CH	FD6BH	FD8BH	FDABH	FDCBH	FDEBH
Row 1 Column 13 Character	FD0DH	FD2DH	FD4DH	FD6CH	FD8CH	FDACH	FDCCH	FDECH
Row 1 Column 14 Character	FD0EH	FD2EH	FD4EH	FD6DH	FD8DH	FDADH	FDCDH	FDEDH
Row 1 Column 15 Character	FD0FH	FD2FH	FD4FH	FD6EH	FD8EH	FDAEH	FDCEH	FDEEH
Row 1 Column 16 Character	FD10H	FD30H		FD6FH	FD8FH	FDAFH	FDCFH	
Row 1 Column 17 Character	FD11H	FD31H	FD50H	FD70H	FD90H	FDB0H	FDC0H	FDEFH
Row 1 Column 18 Character	FD12H		FD51H	FD71H	FD91H	FDB1H	FDC1H	FDF0H
Row 1 Column 19 Character	FD13H	FD32H	FD52H	FD72H	FD92H	FDB2H		FDF1H
Row 1 Column 20 Character	FD14H	FD33H	FD53H	FD73H	FD93H	FDB3H	FDC2H	FDF2H
		FD34H	FD54H	FD74H	FD94H	FDB4H	FDC3H	FDF3H
							FDC4H	FDF4H

Figure 12. Video RAM Map (Write/Read Registers)

#### FUNCTIONAL DESCRIPTION (Continued)



Figure 13. High Resolution Character ROM Configuration

**Program Memory.** The IRQ vector table is located in the lower address space. The vector address is fetched after the corresponding interrupt and program control is passed to the specified vector address. The IRQ1 vector is fixed to the

VSYNC interrupt request and occurs at the leading edge of the filtered VSYNC input. Program memory starts at address 000CH after reset.



Figure 14. Program Memory

#### FUNCTIONAL DESCRIPTION (Continued)

**Memory Mapped Register.** All control registers and I/O ports (except Port 2 and Port 3) are assigned to program memory space. Address space FC00H contains OSD control registers, PWM output registers, and Port 6 I/O registers. Two bits of the decoded AFC<sub>IN</sub> port are assigned to the Port 6 input port. LDE and LDEI instructions are required to transfer data between the Register File and the Memory Mapped Registers.

**Register File.** A total of 256 byte registers are implemented in the Z8 core. Address 00H, 01H and FOH are reserved. The register file consists of two I/O Port registers, 236 general-purpose registers and 15 control and status registers (Figure 15). The instructions access registers directly or indirectly with an 8-bit address field, thereby allowing short 4-bit register addressing using the Register Pointer. In the 4-bit mode, the register file is divided into sixteen working-register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group (Figure 16).



Figure 15. Register File Configuration

**Note:** Register Bank E0–EF is only accessed through a working register and indirect addressing modes.



Figure 16. Register Pointer-Detail

#### Z8 STANDARD CONTROL REGISTERS



Figure 17. Z90102/3/4 Register File Reset Condition

#### FUNCTIONAL DESCRIPTION (Continued)

**Stack.** Either the internal register file or the external data memory is used for the stack. An 8-bit Stack Pointer is used for the internal stack that resides within the 236 general-purpose registers.

**Counter/Timers.** There are two 8-bit programmable counter/timers (T0–T1), each driven by its own 6-bit programmable prescaler (PRE0 and PRE1). The T1 prescaler

is driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only (Figure 18).

The counter, but not the prescalers, are read at any time without disturbing their value or count mode. The clock source for T1 is user definable and is the internal microprocessor clock (XTAL clock/4), or an external signal input through Port 3, P31. The counter/timers are programmably cascaded by connecting the T0 output to the input of T1.



Figure 18. Counter/Timer Block Diagram

**Interrupts.** The DTC features six different interrupts from six different sources. These interrupts are maskable and prioritized (Figure 19). The six sources are divided as follows:

two sources are claimed by Port 3 (P30, P31), one by VSYNC, two by the counter/timers, and one by software trigger only.



Figure 19. Interrupt Block Diagram

HALT Mode. The Z90102/3/4 is driven by two internal clocks—TCLK and SCLK. Both clocks oscillate at the crystal frequency. TCLK provides the clock signal for the counter-timers and the interrupt block. SCLK provides the clock signal for all other CPU blocks. HALT Mode turns off the internal CPU clock (SCLK), but not the XTAL oscillation. The counter/timers and external interrupts remain active. The device may be recovered by interrupts (either externally or internally generated). An interrupt request may be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

**STOP Mode.** The STOP instruction stops crystal oscillation, thereby stopping both SCLK and TCLK, and causing the device to cease operation. The STOP Mode is released by two methods. The first method is to reset the device. A High input condition on Port 3 (P30) is the second method. After releasing the STOP Mode by using either one of the two methods, program execution begins at location 000CH. To complete an instruction prior to entering the standby modes, a NOP instruction must be placed before the HALT or STOP instructions. This instruction is required because of the instruction pipelining.

imple:	
FF NOP	; clear the pipeline
6F STOP	; enter STOP Mode
	or
FF NOP	; clear the pipeline
7F HALT	; enter HALT Mode

**Note:** In STOP Mode, the XTAL2 pin features an internal pullup while the OSC<sub>OUT</sub> features an internal pull-down.

**Clock.** The Z90102/3/4 on-chip oscillator features a highgain, parallel-resonant amplifier for connection to a crystal, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal is an AT

#### FUNCTIONAL DESCRIPTION (Continued)

cut, parallel-resonant, 4-MHz max crystal, with a series resistance (RS) less than or equal to 100 Ohms.

The crystal source is connected across XTAL1 and XTAL2 using the crystal manufacturer's recommended capacitors (10 pF < CL < 300 pF, where C1=C2=CL) from each pin to device ground (Figure 20).



\* Must be connected to  $V_{SS}$  pin and not system ground.



Watch-Dog Timer (WDT). The Z90102/3/4 is equipped with a permanently enabled Watch-Dog Timer which must be refreshed every 12 ms. Failure to refresh the timer results in a reset of the device. The WDT is permanently enabled and is initially reset upon POR. Every subsequent WDT instruction resets the timer. The Watch-Dog Timer may or may not be enabled during the STOP Mode. The instruction WDT 4F (HEX) enables the timer during HALT. If the WDH instruction is used, and if the HALT Mode is not released, causing the Watch-Dog Timer to not be retriggered (by the WDT instruction) within 12 ms, a device reset occurs. The WDT instruction affects the Z (Zero) S (Sign), and V (Overflow) flags. WDT does not run during STOP Mode.

 $V_{CC}$  Voltage Sensitive Reset (VSR). Reset is globally driven if  $V_{CC}$  is below the specified voltage (Figure 21).



Figure 21. Voltage Sensitive Reset vs Temperature

#### STANDARD CHARACTER SETS



Figure 22. Standard Character Sets

## **SUMMARY**

Input/Output Circuits









Figure 25. Output Only (Pad Type 3)



Figure 27. Input/Output, Tristate, Open-Drain



Figure 28. Output Only, Tristate

#### SUMMARY (Continued)







Figure 30. Reset Input Circuit (Pad Type 8)



Figure 31. AFC Input Circuit (Pad Type 9)

# Table 2. Mapping of Symbolic Pad Typesto Pin Functions

Pin Name	Pad Type
XTAL1, OSC <sub>IN</sub>	1
XTAL2, OSC <sub>OUT</sub>	*
RESET	8
P20-P27	5
P30–P31	2
P34–P36	3
P60-P65	2
AFCIN	9
HSYNC, VSYNC	2
V <sub>RED</sub> , V <sub>BLUE</sub> , V <sub>GREEN</sub>	3
V <sub>BLANK</sub>	3
PWM1	3
PWM6-PWM11	7
<b>Note:</b> *High-gain start, low-gain rur	n amplifier circuit.

#### DTC CONTROL REGISTER DIAGRAMS Port Registers



#### DTC CONTROL REGISTER DIAGRAMS PWM Registers



(Write Only)



Figure 45. PWM Port Output Register (Write Only)

#### Z8 REGISTER DIAGRAMS







#### Figure 49. OSD Display Attribute Register (Write Only)

















#### **Z8 REGISTER DIAGRAMS** (Continued)







D1 D0

D2

FAH

IRQ - Software only IRQ1 - VSYNC

IRQ2 - P31 Input IRQ3 - P30 Input IRQ4 - T0

Reserved (must be 0)

IRQ5 - T1



Figure 65. Flag Register (FCH: Read/Write)



Reset Condition = 00H

#### Figure 66. Register Pointer (FDH: Read/Write)

Reset Condition = 00H

D5 D4 D3

**R250 IRQ** 

D6

D7

#### Figure 63. Interrupt Request Register (FAH: Read/Write)



Reset Condition = Undefined

#### Figure 67. General-Purpose (FEH: Read/Write)







Figure 68. Stack Pointer (FFH: Read/Write)

#### PACKAGE INFORMATION



Figure 69. 40-Pin DIP Package Diagram

#### **ORDERING INFORMATION**

4 MHz 40-Pin DIP	
Z90102	Z90102PSCRXXXXX
Z90103	Z90103PSCRXXXXX
Z90104	Z90104PSCRXXXXX

For fast results, contact your local ZiLOG sales office for assistance in ordering the part desired.

#### CODE

P = Plastic DIP
S = 0°C to +70°C
04 = 4 MHz
C = Plastic Standard

Example: Z 90103 04 P S C RXXXX

is a 90103, 4 MHz, DIP, 0C to +70C, Plastic Standard Flow

ROM Code Number Environmental Flow Temperature Package Speed Product Number ZiLOG Prefix

© 1998 by ZiLOG, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of ZiLOG, Inc. The information in this document is subject to change without notice. Devices sold by ZiLOG, Inc. are covered by warranty and patent indemnification provisions appearing in ZiLOG, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

ZiLOG, Inc. shall not be responsible for any errors that may appear in this document. ZiLOG, Inc. makes no commitment to

update or keep current the information contained in this document.

ZiLOG's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and ZiLOG prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

ZiLOG, Inc. 910 East Hamilton Avenue, Suite 110 Campbell, CA 95008 Telephone (408) 558-8500 FAX 408 558-8300 Internet: http://www.zilog.com