

FEATURES:


- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- Low input and output leakage $\leq 1\mu A$ (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ($C = 200pF$, $R = 0$)
- $V_{cc} = 5V \pm 10\%$
- Balanced Output Drivers ($\pm 24mA$)
- Reduced system switching noise
- Typical V_{OLP} (Output Ground Bounce) < 0.6V at $V_{cc} = 5V$, $T_A = 25^\circ C$
- Available in SSOP package

DESCRIPTION:

The FCT162500T 18-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and \overline{OEBA}), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is high. When LEAB is low, the A bus data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar but uses OEBA, LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT162500T have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The FCT162500T are plug-in replacements for the FCT16500T and ABT16500 for on-board bus interface applications.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

SEPTEMBER 2009

PIN CONFIGURATION

OEAB		1	56	GND
LEAB		2	55	\bar{CLKAB}
A1		3	54	B1
GND		4	53	GND
A2		5	52	B2
A3		6	51	B3
Vcc		7	50	Vcc
A4		8	49	B4
A5		9	48	B5
A6		10	47	B6
GND		11	46	GND
A7		12	45	B7
A8		13	44	B8
A9		14	43	B9
A10		15	42	B10
A11		16	41	B11
A12		17	40	B12
GND		18	39	GND
A13		19	38	B13
A14		20	37	B14
A15		21	36	B15
Vcc		22	35	Vcc
A16		23	34	B16
A17		24	33	B17
GND		25	32	GND
A18		26	31	B18
OEBA		27	30	\bar{CLKBA}
LEBA		28	29	GND

SSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to 7	V
$V_{TERM}^{(3)}$	Terminal Voltage with Respect to GND	-0.5 to $V_{CC}+0.5$	V
TSTG	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-60 to +120	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXX Output and I/O terminals.
- Output and I/O terminals for FCT162XXX.

CAPACITANCE ($T_A = +25^\circ C$, $f = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	3.5	6	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$	3.5	8	pF

NOTE:

- This parameter is measured at characterization but not tested.

FUNCTION TABLE(1,4)

Inputs				Outputs
OEAB	LEAB	\bar{CLKAB}	Ax	Bx
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	B ⁽²⁾
H	L	L	X	B ⁽³⁾

NOTES:

- A-to-B data flow is shown. B-to-A data flow is similar but uses \bar{OEBA} , \bar{LEBA} , and \bar{CLKBA} .
- Output level before the indicated steady-state input conditions were established.
- Output level before the indicated steady-state input conditions were established, provided that \bar{CLKAB} was LOW before LEAB went LOW.
- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-impedance
↓ = HIGH-to-LOW Transition

PIN DESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input
\bar{OEBA}	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
\bar{CLKAB}	A-to-B Clock Input (Active LOW)
\bar{CLKBA}	B-to-A Clock Input (Active LOW)
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = 5.0V ±10%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current (Input pins) ⁽⁵⁾	VCC = Max.	VI = VCC	—	—	±1	µA
	Input HIGH Current (I/O pins) ⁽⁵⁾			—	—	±1	
I _{IL}	Input LOW Current (Input pins) ⁽⁵⁾		VI = GND	—	—	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾			—	—	±1	
I _{OZH}	High Impedance Output Current	VCC = Max.	VO = 2.7V	—	—	±1	µA
I _{OZL}	(3-State Output pins) ⁽⁵⁾		VO = 0.5V	—	—	±1	
V _{IK}	Clamp Diode Voltage	VCC = Min., I _{IN} = -18mA		—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	VCC = Max., VO = GND ⁽³⁾		-80	-140	-250	mA
V _H	Input Hysteresis	—		—	100	—	mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	VCC = Max. VIN = GND or VCC		—	5	500	µA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{ODL}	Output LOW Current	VCC = 5V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		60	115	200	mA
I _{ODH}	Output HIGH Current	VCC = 5V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		-60	-115	-200	mA
V _{OH}	Output HIGH Voltage	VCC = Min. VIN = VIH or VIL	IOH = -24mA	2.4	3.3	—	V
V _{OL}	Output LOW Voltage	VCC = Min. VIN = VIH or VL	IOH = 24mA	—	0.3	0.55	V

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 5.0V, +25°C ambient.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Duration of the condition can not exceed one second.
5. The test limit for this parameter is ±5µA at TA = -55°C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} = 3.4V ⁽³⁾		—	0.5	1.5	mA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = Max. Outputs Open OEAB = OEBA = V _{CC} or GND One Input Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	—	75	120	$\mu A / MHz$
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max. Outputs Open $f_{CP} = 10MHz$ ($\overline{CLKA}\overline{B}$) 50% Duty Cycle OEAB = OEBA = V _{CC} LEAB = GND One Bit Toggling $f_i = 5MHz$ 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	—	0.8	1.7	mA
		V _{IN} = 3.4V V _{IN} = GND	—	1.3	3.2		
		V _{IN} = V _{CC} V _{IN} = GND	—	3.8	6.5 ⁽⁵⁾		
		V _{IN} = 3.4V V _{IN} = GND	—	8.5	20.8 ⁽⁵⁾		

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at V_{CC} = 5.0V, +25°C ambient.

3. Per TTL driven input (V_{IN} = 3.4V). All other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_i N_i)$$

I_{CC} = Quiescent Current (I_{CC1}, I_{CC2} and I_{CC3})

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

N_{CP} = Number of Clock Inputs at f_{CP}

f_i = Input Frequency

N_i = Number of Inputs at f_i


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	74FCT162500AT		74FCT162500CT		Unit
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
f _{MAX}	CLKAB or CLKBA frequency ⁽⁴⁾	CL = 50pF RL = 500Ω	—	150	—	150	MHz
t _{PLH}	Propagation Delay Ax to Bx or Bx to Ax		1.5	5.1	1.5	3.8	ns
t _{PHL}	Propagation Delay LEBA to Ax, LEAB to Bx		1.5	5.6	1.5	4.2	ns
t _{PLH}	Propagation Delay CLKBA to Ax, CLKAB to Bx		1.5	5.6	1.5	4.4	ns
t _{PZH}	Output Enable Time OEBA to Ax, OEAB to Bx		1.5	6	1.5	4.8	ns
t _{PHZ}	Output Disable Time OEBA to Ax, OEAB to Bx		1.5	5.6	1.5	4.4	ns
t _{SU}	Set-up Time, HIGH or LOW Ax to CLKAB, Bx to CLKBA		3	—	2.4	—	ns
t _H	Hold Time, HIGH or LOW Ax to CLKAB, Bx to CLKBA		0	—	0	—	ns
t _{SU}	Set-up Time HIGH or LOW Ax to LEAB, Bx to LEBA	Clock HIGH Clock LOW	3	—	2	—	ns
t _H	Hold Time, HIGH or LOW Ax to LEAB, Bx to LEBA		1.5	—	1.5	—	ns
t _W	LEAB or LEBA Pulse Width HIGH ⁽⁴⁾	Clock HIGH Clock LOW	1.5	—	0.5	—	ns
t _W	CLKAB or CLKBA Pulse Width HIGH or LOW ⁽⁴⁾		3	—	3	—	ns
t _{SK(0)}	Output Skew ⁽³⁾		3	—	3	—	ns
			—	0.5	—	0.5	ns


NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delay
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This parameter is guaranteed but not tested.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

R_t = Termination resistance: should be equal to Z_{out} of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.

ORDERING INFORMATION



Datasheet Document History

09/06/09 Pg.6

Updated the ordering information by removing the "IDT" notation and non RoHS part.



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:
logichelp@idt.com