

ICS844801I-24

FEMTOCLOCKS[™] CRYSTAL-TO-LVDS 400MHZ FREQUENCY SYNTHESIZER

GENERAL DESCRIPTION



The ICS844801I-24 is a 400MHz Frequency Synthesizer and a member of the HiPerClocks[™] family of high performance devices from IDT. The ICS844801I-24 uses an 18pF parallel resonant crystal over the range of 21.5625MHz -

25.3125MHz. The ICS844801I-24 has excellent <1ps phase jitter performance, over the 12kHz - 20MHz integration range. The ICS844801I-24 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

FEATURES

- One differential LVDS output
- Crystal oscillator interface, 18pF parallel resonant crystal (21.5625MHz 25.3125MHz)
- Output frequency range: 172.5MHz 202.5MHz, and 345MHz 405MHz
- VCO range: 690MHz 810MHz
- RMS phase jitter @ 400MHz, using a 25MHz crystal (12kHz 20MHz): 0.57ps (typical) @ 3.3V
- 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

COMMON CONFIGURATION TABLE

	Inputs				Output Frequency
Crystal Frequency (MHz)			Multiplication Value M/N	(MHz)	
25	0	32	2	16	400
25	1	32	4	8	200

BLOCK DIAGRAM



PIN ASSIGNMENT





The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	V _{DDA}	Power		Analog supply pin.
2, 3	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
4	GND	Power		Power supply ground.
5	FREQ_SEL	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential clock outputs. LVDS interface levels.
8	V _{DD}	Power		Core supply pin.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{DD}	4.6V
Inputs, V _I	-0.5V to V _{DD} + 0.5V
Outputs, I _o	
Continuous Current	50mA
Surge Current	100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{JA}}$	101.7°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 3A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Power Supply Voltage		3.135	3.3	3.465	V
V _{dda}	Analog Supply Voltage		V _{DD} - 0.07	3.3	V _{DD}	V
I _{DD}	Power Supply Current			80		mA
I _{DDA}	Analog Supply Current			7		mA

TABLE 3B. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = 2.5V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Power Supply Voltage		2.375	2.5	2.625	V
V _{DDA}	Analog Supply Voltage		V _{DD} - 0.07	2.5	V _{DD}	V
I _{DD}	Power Supply Current			75		mA
I _{DDA}	Analog Supply Current			7		mA

TABLE 3C. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDA} = 3.3V\pm5\%$ or 2.5V±5%, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
\/ Input High \/oltogo	$V_{DD} = 3.3V$	2		V _{DD} + 0.3	V	
V _{IH}	Input High Voltage	$V_{DD} = 2.5V$	1.7		V _{DD} + 0.3	V
V.		$V_{DD} = 3.3V$	-0.3		0.8	V
VIL	Input Low Voltage	$V_{DD} = 2.5V$	-0.3		0.7	V
I _{IH}	Input High Current	$V_{DD} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μA
I _{IL}	Input Low Current	$V_{\rm DD}$ = 3.465V or 2.625V, $V_{\rm IN}$ = 0V	-150			μA

TABLE 3D. LVDS DC Characteristics, $V_{DD} = V_{DDA} = 3.3V\pm5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{od}	Differential Output Voltage			415		mV
ΔV_{OD}	V _{op} Magnitude Change			40		mV
V _{os}	Offset Voltage			1.22		V
ΔV_{OS}	V _{os} Magnitude Change			50		mV

NOTE: Please refer to Parameter Measurement Information for output information.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{od}	Differential Output Voltage			380		mV
ΔV_{od}	V _{op} Magnitude Change			40		mV
V _{os}	Offset Voltage			1.17		V
ΔV_{os}	V _{os} Magnitude Change			50		mV

Table 3D. LVDS DC Characteristics, $V_{DD} = V_{DDA} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

NOTE: Please refer to Parameter Measurement Information for output information.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		21.5625		25.3125	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

Table 5A. AC Characteristics, $V_{DD} = V_{DDA} = 3.3V\pm5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
			172.5		202.5	MHz
OUT	Output Frequency		345		405	MHz
4::4(<i>Q</i>)	RMS Phase Jitter (Random);	200MHz @ Integration Range: 12kHz - 20MHz		0.62		ps
<i>t</i> jit(Ø)	NOTE 1	400MHz @ Integration Range: 12kHz - 20MHz		0.57		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%		305		ps
odc	Output Duty Cycle			50		%

NOTE 1: Please refer to the Phase Noise Plots following this section.

Table 5B. AC Characteristics, $V_{DD} = V_{DDA} = 2.5V\pm5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
¢			172.5		202.5	MHz
OUT	Output Frequency		345		405	MHz
fiit(Q)	RMS Phase Jitter (Random);	200MHz @ Integration Range: 12kHz - 20MHz		0.64		ps
<i>t</i> jit(Ø)	NOTE 1	400MHz @ Integration Range: 12kHz - 20MHz		0.57		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%		310		ps
odc	Output Duty Cycle			50		%

NOTE 1: Please refer to the Phase Noise Plots following this section.

4



5

PARAMETER MEASUREMENT INFORMATION



APPLICATION INFORMATION

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS844801I-24 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} and V_{DDA} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 1* illustrates how a 10 Ω resistor along with a 10 μ F and a .01 μ F bypass capacitor should be connected to each V_{DDA} pin. The 10 Ω resistor can also be replaced by a ferrite bead.



FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The ICS844801I-24 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.



Figure 2. CRYSTAL INPUt INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in Figure 3. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

VDD

Ro

Rs

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50 Ω .



Zo = 50

VDD

R1

.1uf

FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

3.3V, 2.5V LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 4. In a 100Ω differential transmission line environment, LVDS drivers require a matched load termination of 100 $\!\Omega$ across near

VDD

LVDS

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.

3.3V or 2.5V



Ν

Ν

100 Ω Differential Transmission

R1 100

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS844801I-24. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS844801I-24 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{nn} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Power_ $_{Max} = V_{DD Max} * I_{DD Max} = 3.465 V * 80 mA = 277.2 mW$

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS[™] devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85° C with all outputs switching is: 85° C + 0.277W * 90.5°C/W = 110.1°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE θ_{JA} FOR 8 LEAD TSSOP, FORCED CONVECTION

θ _{JA} by Velocity (Meters per Second)					
	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W		

Reliability Information

Table 7. $\boldsymbol{\theta}_{_{JA}} \text{vs.}$ Air Flow Table for 8 Lead TSSOP

θ _{,,} by Velocity (Meters per Second)					
	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W		

TRANSISTOR COUNT

The transistor count for ICS844801I-24 is: 1622

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP



TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STMBOL	Minimum	Maximum	
Ν	8		
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	2.90	3.10	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS844801AGI-24	4AI24	8 Lead TSSOP	tube	-40°C to 85°C
ICS844801AGI-24T	4AI24	8 Lead TSSOP	2500 tape & reel	-40°C to 85°C
ICS844801AGI-24LF	AI24L	8 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS844801AGI-24LFT	AI24L	8 Lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts thar are ordered with an "LF" suffix to the part number are the Pb-Free configuraiton and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA