



# Spread Spectrum Clock Generator

MB88154A is a clock generator for EMI (Electro Magnetic Interference) reduction. The peak of unnecessary radiation noise (EMI) can be attenuated by making the oscillation frequency slightly modulate periodically with the internal modulator. It corresponds to both of the center spread which modulates input frequency as Middle Centered and down spread which modulates so as not to exceed input frequency.

#### **Features**

■ Input frequency: 16.6 MHz to 80 MHz

■ Output frequency: 16.6 MHz to 80 MHz (One time input frequency)

■ Modulation rate can select from  $\pm$  0.5%,  $\pm$  1.0%,  $\pm$  1.5% or - 1.0%, - 2.0%, - 3.0%. (For center spread / down spread.)

■ Equipped with crystal oscillation circuit: Range of oscillation 16.6 MHz to 48 MHz

■ The external clock can be input: 16.6 MHz to 80 MHz

■ Modulation clock output duty: 40% to 60%

■ Modulation clock cycle-cycle jitter: Less than 100 ps

■ Low current consumption by CMOS process : 5.0 mA (24 MHz : Typ-sample, no load)

■ Power supply voltage : 3.3 V ± 0.3 V

■ Operating temperature : -40 °C to +85 °C

■ Package : SOP 8-pin



# **Contents**

Product Lineup	3
Pin Assignment	3
Pin Description	3
I/O Circuit Type	4
Handling Devices	5
Preventing Latch-up	
Handling unused pins	
The attention when the external clock is used	
Power supply pins	5
Oscillation circuit	5
Block Diagram	6
Pin Setting	
Absolute Maximum Ratings	
Recommended Operating Conditions	
Flectrical Characteristics	

14
14
14
14
16
17
18
19
20
21
22
23
24




# 1. Product Lineup

MB88154A has two kinds of input frequency, and three kinds of modulation type (center/down spread), total six line-ups.

Product	Input/Output frequency	Modulation type
MB88154A-101	50 MHz to 80 MHz	
MB88154A-102	33 MHz to 67 MHz	Down spread
MB88154A-103	16.6 MHz to 40 MHz	
MB88154A-111	50 MHz to 80 MHz	
MB88154A-112	33 MHz to 67 MHz	Center spread
MB88154A-113	16.6 MHz to 40 MHz	

# 2. Pin Assignment




# 3. Pin Description

Pin name	I/O	Pin no. Description	
CKOUT	0	1	Modulated clock output pin
V <sub>DD</sub>		2	Power supply voltage pin
Vss	—	3	GND pin
XIN	I	4 Crystal resonator connection pin/clock input pin	
XOUT	0	5 Crystal resonator connection pin	
SEL0	I	6	Modulation rate setting pin
REFOUT	0	7	Non-modulated clock output pin
SEL1	I	8 Modulation rate setting pin	



# 4. I/O Circuit Type



Note: For XIN and XOUT pins, refer to "Oscillation Circuit"



### 5. Handling Devices

### 5.1 Preventing Latch-up

A latch-up can occur if, on this device, (a) a voltage higher than  $V_{DD}$  or a voltage lower than  $V_{SS}$  is applied to an input or output pin or (b) a voltage higher than the rating is applied between  $V_{DD}$  pin and  $V_{SS}$  pin. The latch-up, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use this device, be very careful not to exceed the maximum rating.

### 5.2 Handling unused pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, using a pull-up or pull-down resistor.

Unused output pin should be opened.

#### 5.3 The attention when the external clock is used

Input the clock to XIN pin, and XOUT pin should be opened when you use the external clock.

Please pay attention so that an overshoot and an undershoot do not occur to an input clock of XIN pin.

### 5.4 Power supply pins

Please design connecting the power supply pin of this device by as low impedance as possible from the current supply source.

We recommend connecting electrolytic capacitor (about 10  $\mu$ F) and the ceramic capacitor (about 0.01  $\mu$ F) in parallel between Vss pin and V<sub>DD</sub> pin near the device, as a bypass capacitor.


#### 5.5 Oscillation circuit

Noise near the XIN and XOUT pins may cause the device to malfunction. Design printed circuit boards so that electric wiring of XIN or XOUT pin and the resonator do not intersect other wiring.

Design the printed circuit board that surrounds the XIN and XOUT pins with ground.



# 6. Block Diagram





### 7. Pin Setting

### SEL 0, SEL 1 Modulation rate setting


		Modulation rate			
SEL1	SEL0	MB88154A-101, MB88154A-102, MB88154A-103	MB88154A-111, MB88154A-112, MB88154A-113		
		Down spread	Center spread		
L	L	<b>- 1.0%</b>	± 0.5%		
L	Н	- 2.0%	± 1.0%		
Н	L	- 3.0%	± 1.5%		
Н	Н	No spread	No spread		

#### Notes:

- The modulation rate can be changed at the level of the pin. Spectrum does not spread when "H" level is set to SEL0 and SEL1 pins. The clock with low jitter can be obtained.
- When changing the modulation rate setting, the stabilization wait time for the modulation clock is required. The stabilization wait time for the modulation clock take the maximum value of "Electrical Characteristics AC Characteristics Lock-Up time".

### Center spread


Spectrum is spread (modulated) by centering on the input frequency.





### Down spread








# 8. Absolute Maximum Ratings

Parameter	Symbol	Ra	ting	Unit
raiailletei	Symbol	Min	Max	Unit
Power supply voltage*	V <sub>DD</sub>	- 0.5	+ 4.0	V
Input voltage*	Vı	Vss - 0.5	V <sub>DD</sub> + 0.5	V
Output voltage*	Vo	Vss - 0.5	V <sub>DD</sub> + 0.5	V
Storage temperature	Тѕт	<b>–</b> 55	+ 125	°C
Operation junction temperature	TJ	<b>-40</b>	+ 125	°C
Output current	lo	<del>- 14</del>	+ 14	mA
Overshoot	VIOVER	_	$V_{DD} + 1.0 \text{ (tover} \le 50 \text{ ns)}$	V
Undershoot	VIUNDER	$V_{\rm SS}-1.0$ (tunder $\leq 50$ ns)	_	V

 $<sup>^{\</sup>star}$  : The parameter is based on Vss = 0.0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.





### 9. Recommended Operating Conditions

(Vss = 0.0 V)


Parameter	Symbol	Pin	Conditions		Unit			
Farameter	Syllibol	DOI PIN	Conditions	Min	Тур	Max	Oilit	
Power supply voltage	V <sub>DD</sub>	V <sub>DD</sub>	_	3.0	3.3	3.6	V	
"H" level input voltage	VIH	XIN,	_	V <sub>DD</sub> × 0.80	_	V <sub>DD</sub> + 0.3	V	
"L" level input voltage	VIL	SEL0, SEL1	_	Vss	_	V <sub>DD</sub> × 0.20	V	
Input clock duty cycle	<b>t</b> DCI	XIN	16.6 MHz to 80 MHz	40	50	60	%	
Input clock through rate	SRIN	XIN	Input frequency 40 MHz to 80 MHz	0.0475×fin – 1.75	_	_	V/ns	
Operating temperature	Та	_	_	- 40	_	+ 85	°C	


WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.







# 10. Electrical Characteristics

### ■ DC Characteristics

(Ta = -40 °C to +85 °C,  $V_{DD}$  = 3.3 V  $\pm$  0.3 V,  $V_{SS}$  = 0.0 V)

Parameter	Symbol	Symbol Pin	Conditions	Value			Unit
Parameter	Symbol	PIII	Conditions	Min	Тур	Max	Offic
Power supply current	Icc	V <sub>DD</sub>	no load capacitance at 24 MHz output	_	5.0	7.0	mA
Output voltage	Vон	CKOUT, REFOUT	"H" level output $I_{\mathrm{OH}}=-3~\mathrm{mA}$	V <sub>DD</sub> - 0.5	_	V <sub>DD</sub>	V
	Vol		"L" level output Io∟ = 3 mA	Vss	_	0.4	V
Output impedance	Zo	CKOUT, REFOUT	16.6 MHz to 80 MHz	_	70	_	Ω
Input capacitance	Cin	XIN, SEL0, SEL1	$Ta = +25 ^{\circ}C,$ $V_{DD} = V_{I} = 0.0 V,$ f = 1 MHz	_		16	pF



### ■ AC Characteristics

(Ta = -40 °C to  $\,$  + 85 °C, V\_DD = 3.3 V  $\pm$  0.3 V, Vss = 0.0 V)

Parameter	Cumbal	Pin	Conditions		Value		Unit
raiailletei	Symbol	FIII	Conditions	Min	Тур	Max	Unit
Oscillation frequency	fx	XIN,	Fundamental oscillation	16.6		40	MHz
		XOUT	3rd over-tone oscillation	40		48	
Input frequency	fin	XIN	MB88154A-103/113	16.6		40	MHz
			MB88154A-102/112	33		67	
			MB88154A-101/111	50		80	
Output frequency	fоит	CKOUT,	MB88154A-103/113	16.6		40	MHz
		REFOUT	MB88154A-102/112	33		67	
			MB88154A-101/111	50		80	
Output slew rate	SR	CKOUT, REFOUT	0.4 V to 2.4 V load capacitance 15 pF	0.3		2.0	V/ns
Output clock duty cycle	<b>t</b> DCC	CKOUT	1.5 V	40		60	%
	<b>t</b> DCR	REFOUT	1.5 V	t <sub>DCI</sub> — 10*		t <sub>DCI</sub> + 10*	%
Modulation frequency (Number of input clocks	fмод (пмод)	CKOUT	MB88154A-103/113	fin/2640 (2640)	fin/2280 (2280)	fin/1920 (1920)	kHz (clks)
per modulation)			MB88154A-102/112	fin/4400 (4400)	fin/3800 (3800)	fin/3200 (3200)	
			MB88154A-101/111	fin/5280 (5280)	fin/4560 (4560)	fin/3840 (3840)	
Lock-Up time	<b>t</b> LK	CKOUT	_	_	2	5	ms
Cycle-cycle jitter	<b>t</b> uc	CKOUT	No load capacitance, $Ta = +25 ^{\circ}C$ , $V_{DD} = 3.3  V$			100	ps-rms


<sup>\*:</sup> Duty of the REFOUT output is guaranteed only for the following A and B because it depends on tool of input clock duty.

A. Resonator: When resonator is connected with XIN and XOUT and oscillates normally.

B. External clock input: The input level is Full - swing ( $V_{SS} - V_{DD}$ ).




# Definition of modulation frequency and number of input clocks per modulation>




MB88154A contains the modulation period to realize the efficient EMI reduction. The modulation period  $f_{\text{MOD}}$  depends on the input frequency and changes between  $f_{\text{MOD}}$  (Min) and  $f_{\text{MOD}}$  (Max) . Furthermore, the average value of  $f_{\text{MOD}}$  equals the typical value of the electrical characteristics.




# 11. Output Clock Duty Cycle (tocc, tock = tb/ta)



# 12. Input Frequency (fin = 1/tin)



# 13. Output Slew Rate (SR)





# 14. Cycle-cycle Jitter ( $t_{JC} = |t_n - t_{n+1}|$ )




Note: Cycle-cycle jitter is defined the difference between a certain cycle and immediately after (or, immediately before).




# 15. Modulation Waveform

■ ±1.5% modulation rate, Example of center spread




■ -1.0% modulation rate, Example of down spread





### 16. Lock-up Time




If the setting pin is fixed at the "H" or "L" level, the maximum time after the power is turned on until the set clock signal is output from CKOUT pin is (the stabilization wait time of input clock to XIN pin) + (the lock-up time "tLK"). For the input clock stabilization time, check the characteristics of the resonator or oscillator used.

Note: When the pin setting is changed, the CKOUT pin output clock stabilization time is required. Until the output clock signal becomes stable, the output frequency, output clock duty cycle, modulation period, and cycle-cycle jitter cannot be guaranteed. It is therefore advisable to perform processing such as cancelling a reset of the device at the succeeding stage after the lock-up time.




### 17. Oscillation Circuit

The left side of figures below shows the connection example about general resonator. The oscillation circuit has the built-in feedback resistance ( $R_1$ ). The value of capacity ( $C_1$  and  $C_2$ ) is required adjusting to the most suitable value of an individual resonator. The right side of figures below shows the example of connecting for the 3rd over-tone resonator. The value of capacity ( $C_1$ ,  $C_2$  and  $C_3$ ) and inductance ( $L_1$ ) is needed adjusting to the most suitable value of an individual resonator. The most suitable value is different by individual resonator. Please refer to the resonator manufacturer which use for the most suitable value. When an external clock is used (the resonator is not used), input the clock to XIN pin and do not connect anything with XOUT.




■ When using an external clock



Note: Note that a jitter characteristic of an input clock may cause an affect a cycle-cycle jitter characteristic.



# 18. Interconnection Circuit Example



C<sub>1</sub>, C<sub>2</sub> : Oscillation stabilization capacitance (refer to "Oscillation Circuit".)

 $C_3$ : Capacitor of 10  $\mu F$  or higher

C<sub>4</sub> : Capacitor about 0.01 μF (connect a capacitor of good high frequency property

(ex. laminated ceramic capacitor) to close to this device.)


R<sub>1</sub>, R<sub>2</sub> : Impedance matching resistor for board pattern



# 19. Example Characteristics

The condition of the examples of the characteristic is shown as follows: Input frequency = 20 MHz (Output frequency = 20 MHz : Using MB88154A-113), Power - supply voltage = 3.3 V, None load capacity. Modulation rate =  $\pm$  1.5% (center spread)

Spectrum analyzer HP4396B is connected with CKOUT. The result of the measurement with RBW = 1 kHz (ATT use for -6dB).







# 20. Ordering Information

Part number	Input/Output frequency	Modulation type	Package	Remarks
MB88154APNF-G-101-JNE1 MB88154APNF-G-102-JNE1 MB88154APNF-G-103-JNE1 MB88154APNF-G-111-JNE1 MB88154APNF-G-112-JNE1 MB88154APNF-G-113-JNE1	50 MHz to 80 MHz 33 MHz to 67 MHz 16.6 MHz to 40 MHz 50 MHz to 80 MHz 33 MHz to 67 MHz 16.6 MHz to 40 MHz	Down Down Down Center Center Center	8-pin plastic SOP (FPT-8P-M02)	
MB88154APNF-G-101-JNEFE1 MB88154APNF-G-102-JNEFE1 MB88154APNF-G-103-JNEFE1 MB88154APNF-G-111-JNEFE1 MB88154APNF-G-112-JNEFE1 MB88154APNF-G-113-JNEFE1	50 MHz to 80 MHz 33 MHz to 67 MHz 16.6 MHz to 40 MHz 50 MHz to 80 MHz 33 MHz to 67 MHz 16.6 MHz to 40 MHz	Down Down Down Center Center Center	8-pin plastic SOP (FPT-8P-M02)	Emboss taping (EF type)
MB88154APNF-G-101-JNERE1 MB88154APNF-G-102-JNERE1 MB88154APNF-G-103-JNERE1 MB88154APNF-G-111-JNERE1 MB88154APNF-G-112-JNERE1 MB88154APNF-G-113-JNERE1	50 MHz to 80 MHz 33 MHz to 67 MHz 16.6 MHz to 40 MHz 50 MHz to 80 MHz 33 MHz to 67 MHz 16.6 MHz to 40 MHz	Down Down Down Center Center Center	8-pin plastic SOP (FPT-8P-M02)	Emboss taping (ER type)



# 21. Package Dimension







# **Document History**

Spansion Publication Number: DS04-29129-2E

	Document Title: MB88154A Spread Spectrum Clock Generator Document Number: 002-08252								
Revision	ECN	N Orig. of Change Date Description of Change							
**	_	TAOA	06/29/2009	Initial Release					
*A	5563140	TAOA	12/22/2016	Updated to Cypress Template					



### Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

**USB Controllers** 

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

#### **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Forums | WICED IoT Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2007-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.