

February 1992 Revised June 2001

74LVQ273

Low Voltage Octal D-Type Flip-Flop

General Description

The LVQ273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset $(\overline{\text{MR}})$ input load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Features


- Ideal for low power/low noise 3.3V applications
- Implements patented EMI reduction circuitry
- Available in SOIC JEDEC, SOIC EIAJ and QSOP packages
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- \blacksquare Guaranteed incident wave switching into 75 Ω
- 4 kV minimum ESD immunity

Ordering Code:

Order Number	Package Number	Package Description
74LVQ273SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVQ273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVQ273QSC	MQA20	20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Logic Symbols



Connection Diagram



Pin Descriptions

Pin Names	Description				
D ₀ –D ₇	Data Inputs				
MR	Master Reset				
CP	Clock Pulse Input				
Q ₀ –Q ₇	Data Outputs				

Absolute Maximum Ratings(Note 1)

-0.5V to +7.0V Supply Voltage (V_{CC})

DC Input Diode Current (I_{IK})

 $V_{I} = -0.5V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mA DC Input Voltage (V_I) -0.5V to $V_{CC} + 0.5V$

DC Output Diode Current (I_{OK})

 $V_O = -0.5V$ -20 mA $V_O = V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_O) -0.5V to $V_{CC} + 0.5V$

DC Output Source

or Sink Current (I_O) ±50 mA

DC V_{CC} or Ground Current

±400 mA $(I_{CC} \mbox{ or } I_{GND})$

Storage Temperature (T_{STG}) -65°C to +150°C

DC Latch-up Source or

Sink Current ±300 mA

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC}) 2.0V to 3.6V Input Voltage (V_I) 0V to V_{CC} Output Voltage (V_O) 0V to V_{CC} $-40^{\circ}C$ to $+85^{\circ}C$

Operating Temperature (T_A)

 $V_{\mbox{\scriptsize IN}}$ from 0.8V to 2.0V

Minimum Input Edge Rate $\Delta V/\Delta t$

V_{CC} @ 3.0V 125 mV/ns

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC} T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions		
Cymbol		(V)	Тур	Gua	ranteed Limits	Onito	Conditions	
V _{IH}	Minimum High Level	3.0	1.5	2.0	2.0	V	V _{OUT} = 0.1V	
	Input Voltage					-	or V _{CC} – 0.1V	
V _{IL}	Maximum Low Level	3.0	1.5	0.8	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	0.0					or V _{CC} – 0.1V	
V _{OH}	Minimum High Level	3.0	2.99	2.9	2.9	V	$I_{OUT} = -50 \mu A$	
	Output Voltage	3.0		2.58	2.48	V	$V_{IN} = V_{IL}$ or V_{IH} (Note 3)	
		0.0		2.00	2.40	•	$I_{OH} = -12 \text{ mA}$	
V _{OL}	Maximum Low Level	3.0	0.002	0.1	0.1	V	$I_{OUT} = 50 \mu A$	
	Output Voltage	3.0		0.36	0.44	V	$V_{IN} = V_{IL}$ or V_{IH} (Note 3)	
		3.0		0.50	0.44	•	$I_{OL} = 12 \text{ mA}$	
I _{IN}	Maximum Input	3.6		±0.1	±1.0	μА	$V_I = V_{CC}$	
	Leakage Current	3.0		10.1	±1.0	μА	GND	
I _{OLD}	Minimum Dynamic	3.6			36	mA	V _{OLD} = 0.8V Max (Note 5)	
I _{OHD}	Output Current (Note 4)	3.6			-25	mA	V _{OHD} = 2.0V Min (Note 5)	
I _{CC}	Maximum Quiescent	3.6		4.0	40.0	μА	$V_{IN} = V_{CC}$	
	Supply Current	3.0		4.0	40.0	μА	or GND	
V _{OLP}	Quiet Output	3.3	0.4	0.8		V	(Note 6)(Note 7)	
	Maximum Dynamic V _{OL}	0.0	0.4	0.0		•	(14010 0)(14010 1)	
V _{OLV}	Quiet Output	3.3	-0.3	-0.8		V	(Note 6)(Note 7)	
	Minimum Dynamic V _{OL}	0.0	0.0	0.0		•	(14010 0)(14010 1)	
V _{IHD}	Maximum High Level	3.3	1.7	2.0		V	(Note 6)(Note 8)	
	Dynamic Input Voltage	3.3	5.0			v	(Note o)(Note o)	
V _{ILD}	Maximum Low Level	3.3	1.6	0.8		V	(Note 6)(Note 8)	
	Dynamic Input Voltage	5.5				٧	(14010 0)(14010 0)	

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed for.

Note 7: Max number of outputs defined as (n). Data Inputs are driven 0V to 3.3V; one output at GND.

Note 8: Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}) , f = 1 MHz.

AC Electrical Characteristics

				$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C		
Symbol	Parameter	v _{cc}	$C_L = 50 pF$			$C_L = 50 \text{ pF}$		Units	
		(V)	Min	Тур	Max	Min	Max		
f _{MAX}	Maximum Clock	2.7	50			45		MHz	
	Frequency	3.3 ± 0.3	90			75		IVITZ	
t _{PLH}	Propagation Delay	2.7	4.0	9.6	17.6	3.0	20.0	no	
	CP to Q _n	3.3 ± 0.3	4.0	8.0	12.5	3.0	14.0	ns	
t _{PHL}	Propagation Delay	2.7	4.0	10.2	18.3	3.5	20.5		
	CP to Q _n	3.3 ± 0.3	4.0	8.5	13.0	3.5	14.5	14.5	
t _{PHL}	Propagation Delay	2.7	4.0	10.2	18.3	3.5	20.0		
	MR to Q _n	3.3 ± 0.3	4.0	8.5	13.0	3.5	14.0	ns	
toshl	Output to Output	2.7		1.0	1.5		1.5	ns	
toslh	Skew (Note 9)	3.3 ± 0.3		1.0	1.5		1.5		

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.


AC Operating Requirements

Symbol	Parameter	v _{cc}	$T_A = +25$ °C $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$	Units	
		(V)	Тур	Guaranteed Minimum			
t _S	Setup Time, HIGH or LOW	2.7		6.5	8.5	20	
	D _n to CP	3.3 ± 0.3		5.0	6.0	ns	
t _H	Hold Time, HIGH or LOW	2.7		0.0	0.0	ns	
	D _n to CP	3.3 ± 0.3		0.0	0.0	ns	
t _W	Clock Pulse Width	2.7		7.0	8.5		
	HIGH or LOW	3.3 ± 0.3		5.5	6.0	ns	
t _W	MR Pulse Width	2.7		7.0	8.5		
	HIGH or LOW	3.3 ± 0.3		5.5	6.0	ns	
t _W	Recovery Time	2.7		5.0	6.5		
	MR to CP	3.3 ± 0.3		4.0	4.5	ns	


Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = Open
Cpp (Note 10)	Power Dissipation Capacitance	35	pF	$V_{CC} = 3.3V$

Note 10: C_{PD} is measured at 10 MHz.



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.6±0.10 0.40 TYP --A-5.3±0.10 9.27 TYP 7.8 -B-3.9 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT.-0.6 TYP 1.27 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 0.1 C 1.8±0.1 -C-L _{0.15±0.05} 0.15-0.25 -1.27 TYP 0.35-0.51 ⊕ 0.12 **(** C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 -M20DRevB1 DETAIL A 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D



20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide Package Number MQA20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com