

256 K × 16 Static RAM

Features

■ High speed □ t_{AA} = 12 ns

- Low active power □ 612 mW (max.)
- Low CMOS standby power □ 1.8 mW (max.)
- 2.0 V Data Retention (660 µW at 2.0 V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

Functional Description

The CY7C1041BNV33 is a high-performance CMOS Static RAM organized as 262,144 words by 16 bits.

Writing to the devic<u>e is</u> accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₇). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₇).

<u>Rea</u>ding from the device is <u>accomplished</u> by taking Chip Enable (CE) an<u>d</u> Output Enable (OE) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the <u>add</u>ress pins will appear on I/O_0 to I/O_7 . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O_8 to I/O_{15} . See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins $(I/O_0 \text{ through } I/O_{15})$ are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1041BNV33 is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout.

Logic Block Diagram



•

San Jose, CA 95134-1709

• 408-943-2600 Revised May 4, 2011



CY7C1041BNV33

Contents

Pin Configuration	3
Selection Guide	
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	4
AC Test Loads and Waveforms	4
Switching Characteristics	5
Data Retention Characteristics	
Data Retention Waveform	6
Switching Waveforms	
Read Cycle No. 1	
Read Cycle No. 2 (OE Controlled)	
Write Cycle No. 1 (CE Controlled)	
Write Cycle No. 2 (BLE or BHE Controlled)	

Truth Table	9
Write Cycle No. 3 (WE Controlled, OE LOW)	9
Ordering Information10)
Ordering Code Definitions10)
Package Diagrams11	l
Acronyms	2
Document Conventions12	2
Units of Measure12	2
Document History Page13	3
Sales, Solutions, and Legal Information14	
Worldwide Sales and Design Support14	4
Products14	4
PSoC Solutions14	1



Pin Configuration

SOJ TSOP II					
	Top Vi		_		
A ₀ [1	44	□ A ₁₇		
A ₁ [2	43	□ A ₁₆		
A ₂ L	3	42	⊥ <u>A15</u>		
A ₃ L	4	41	□ <u>OE</u>		
<u>A4</u> L	5	40	□ <u>BHE</u>		
CE L	6	39	□ BI F		
I/O ₀ [7	38	/O ₁₅		
I/O ₁ [8	37	/O ₁₄		
I/O ₂ [9	36	/O ₁₃		
I/O ₃ [10	35	/O ₁₂		
	11 12 13	34 33 32	USS VSS VCC VO11		
I/O ₅ []	14	31	□ I/O ₁₀		
I/O ₆ []	15	30	□ I/O ₉		
I/O ₇ []	16	29	□ I/O8		
WE []	17	28	□ NC		
A ₅ []	18	27	□ A ₁₄		
A ₅ []	19	26	□ A ₁₃		
A ₇ []	20	25	□ A ₁₂		
A ₈ []	21	24	□ A ₁₁		
A ₉ E	22	23	A ₁₀		

Selection Guide

		-12
Maximum Access Time (ns)	12	
Maximum Operating Current (mA)	Commercial	190
Maximum CMOS Standby Current (mA)	Commercial	0.5



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65 °C to +150 °C
Ambient Temperature with
Power Applied55 °C to +125 °C
Supply Voltage on V _{CC} to Relative $GND^{[1]}$ –0.5 V to +4.6 V

DC Voltage Applied to Outputs	
DC Voltage Applied to Outputs in High Z State ^[1]	–0.5 V to V _{CC} + 0.5 V
DC Input Voltage ^[1]	
Current into Outputs (LOW)	

Operating Range

Range	Range Ambient Temperature ^[2]		RangeAmbient TemperatureVC		
Commercial	0 °C to +70 °C	3.3 V ± 0.3 V			

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions			Unit	
Parameter	Description	Test Conditions		Min	Max	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min, I_{OH} = -4.0 \text{ mA}$		2.4	-	V
V _{OL}	Output LOW Voltage	V_{CC} = Min, I _{OL} = 8.0 mA		_	0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	V
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$		-1	+1	μA
I _{OZ}	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$, Output Disable	ed	-1	+1	μA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max., f = f_{MAX} = 1/t_{RC}$ Commercial		_	190	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	Max. V_{CC} , $\overline{CE} \ge V_{IH}$, $V_{IN} \ge V_{IH}$ or V_{IN}	$\leq V_{IL}, f = f_{MAX}$	_	40	mA
I _{SB2}	Automatic CE Power-Down Current —CMOS Inputs	$ \begin{array}{l} \text{Max. } V_{CC}, \ \overline{\text{CE}} \geq V_{CC} - 0.3\text{V}, \\ V_{\text{IN}} \geq V_{CC} - 0.3\text{V}, \ \text{or} \ V_{\text{IN}} \leq 0.3\text{V}, \ \text{f} = 0 \end{array} $	Commercial	_	0.5	mA

Capacitance^[3]

Parameter	Description	Test Conditions	Мах	Unit
C _{IN}	Input Capacitance	T _A = 25 °C, f = 1 MHz, V _{CC} = 3.3 V	8	pF
C _{OUT}	I/O Capacitance		8	pF

AC Test Loads and Waveforms



Notes

- 1. V_{IL} (min.) = -2.0 V for pulse durations of less than 20 ns. 2. T_A is the "Instant On" case temperature.

^{3.} Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics^[4]

Over the Operating Range

Desemptor	Description	-	12	Unit
Parameter	Description	Min	Max	Unit
READ CYCLE				
t _{RC}	Read Cycle Time	12	-	ns
t _{AA}	Address to Data Valid	-	12	ns
t _{OHA}	Data Hold from Address Change	3	-	ns
t _{ACE}	CE LOW to Data Valid	-	12	ns
t _{DOE}	OE LOW to Data Valid	-	6	ns
t _{LZOE}	OE LOW to Low Z	0	_	ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]	_	6	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3	_	ns
t _{HZCE}	CE HIGH to High Z ^[5, 6]	_	6	ns
t _{PU}	CE LOW to Power-Up	0	_	ns
t _{PD}	CE HIGH to Power-Down	_	12	ns
t _{DBE}	Byte Enable to Data Valid	_	6	ns
t _{LZBE}	Byte Enable to Low Z	0	_	ns
t _{HZBE}	Byte Disable to High Z	_	6	ns
WRITE CYCLE ^[7, 8]			•	•
t _{WC}	Write Cycle Time	12	-	ns
t _{SCE}	CE LOW to Write End	10	-	ns
t _{AW}	Address Set-Up to Write End	10	_	ns
t _{HA}	Address Hold from Write End	0	_	ns
t _{SA}	Address Set-Up to Write Start	0	_	ns
t _{PWE}	WE Pulse Width	10	_	ns
t _{SD}	Data Set-Up to Write End	7	-	ns
t _{HD}	Data Hold from Write End	0	-	ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3	-	ns
t _{HZWE}	WE LOW to High Z ^[5, 6]	_	6	ns
t _{BW}	Byte Enable to End of Write	10	-	ns

Notes

- 4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified lo_L/l_{OH} and 30-pF load capacitance.
 5. t_{HZCE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads and Waveforms on page 4. Transition is measured ±500 mV from steady-state voltage.

At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
 The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Data Retention Characteristics

Over the Operating Range

Parameter	Parameter Description Conditions ^[9]		Min	Max	Unit
V _{DR}	V _{CC} for Data Retention		2.0	-	V
I _{CCDR}	Data Retention Current	$\frac{V_{CC}}{CE} = V_{DR} = 2.0 \text{ V},$ $CE \ge V_{CC} - 0.3 \text{ V},$	-	330	μΑ
t _{CDR} ^[10]	Chip Deselect to Data Retention Time	$CE \ge V_{CC} - 0.3 V,$ $V_{IN} \ge V_{CC} - 0.3 V \text{ or } V_{IN} \le 0.3 V$	0	-	ns
t _R ^[11]	Operation Recovery Time		t _{RC}	-	ns

Data Retention Waveform



Notes

9. No input may exceed V_{CC} + 0.5V. 10. Tested initially and after any design or process changes that may affect these parameters. 11. t_r \leq 3 ns for the -12 and -15 speeds.



Switching Waveforms



Read Cycle No. 2 (OE Controlled)^[13, 14]



Notes

- 12. Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} and/or $\overline{BHE} = V_{IL}$. 13. \overline{WE} is HIGH for read cycle. 14. Address valid prior to or coincident with \overline{CE} transition LOW.



Switching Waveforms (continued)





Write Cycle No. 2 (BLE or BHE Controlled)



Notes

Data I/O is high-impedance if OE or BHE and/or BLE = V_{IH}.
 16. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)

Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW)



Truth Table

CE	OE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I _{CC})
L	L	Н	L	Н	Data Out	High Z	Read Lower Bits Only	Active (I _{CC})
L	L	Н	Н	L	High Z	Data Out	Read Upper Bits Only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I _{CC})
L	Х	L	L	Н	Data In	High Z	Write Lower Bits Only	Active (I _{CC})
L	Х	L	Н	L	High Z	Data In	Write Upper Bits Only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1041BNV33L-12VXC	51-85082	44-pin (400-Mil) Molded SOJ (Pb-free)	Commercial
	CY7C1041BNV33L-12ZXC	51-85087	44-pin TSOP II (Pb-free)	

Ordering Code Definitions



Please contact local sales representative regarding availability of these parts.



Package Diagrams



Figure 1. 44-Lead (400-Mil) Molded SOJ (51-85082)

Figure 2. 44-Pin TSOP II (51-85087)







Acronyms

Acronym	Description
CMOS	Complementary metal oxide semiconductor
CE	Chip Enable
I/O	Input/output
OE	Output Enable
SRAM	Static Random Access Memory
SOJ	Small Outline J-lead
TTL	transistor-transistor logic
TSOP	thin small-outline package
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
μΑ	micro Amperes	
mA	milli Amperes	
μF	micro Farad	
μs	micro seconds	
ms	milli seconds	
ns	nano seconds	
pF	pico Farad	
V	Volts	
Ω	ohms	
μW	micro Watts	
mW	milli Watts	
W	Watts	
%	percent	



Document History Page

Document Title: CY7C1041BNV33 256 K × 16 Static RAM Document Number: 001-06434					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	423877	NXR	See ECN	New Data Sheet	
*A	2899016	VKN	See ECN	Removed Industrial grade Removed 15ns speed Updated Ordering Information table Updated Package Diagrams	
*B	3109184	AJU	12/13/2010	Added Ordering Code Definitions.	
*C	3210222	PRAS	03/30/2011	Updated Selection Guide. Added Acronyms and Units of Measure. Updated in new template.	
*D	3232637	PRAS	05/04/2011	Fixed unit for Input Leakage current and Output Leakage current under Electrical Characteristics table from mA to μ A.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-06434 Rev. *D

Page 14 of 14

All products and company names mentioned in this document may be the trademarks of their respective holders.