HCPL-0738 High Speed CMOS Optocoupler



Data Sheet



Description

The HCPL-0738 is a dual-channel 15 MBd CMOS optocoupler in SOIC-8 package. The HCPL-0738 optocoupler utilizes the latest CMOS IC technology to achieve out-standing performance with very low power consumption. Basic building blocks of HCPL-0738 are high speed LEDs and CMOS detector ICs. Avago also offers the same performance in the single channel version, HCPL-0708. Each detector incorporates an integrated photodiode, a high speed transimpedance amplifier, and a voltage comparator with an output driver.

Functional Diagram



Truth Table

LED	V ₀ , Output
OFF	Н
ON	L

Note: A 0.1 µF bypass capacitor must be connected between pins 5 and 8.

Features

- 15 ns typical pulse width distortion
- 40 ns maximum propagation delay skew
- 20 ns typical propagation delay
- High speed: 15 MBd
- + 5 V CMOS compatibility
- 10 kV/µS minimum common mode rejection
- –40 to 100°C temperature range
- · Safety and regulatory approvals
- UL recognized (3750 V rms for 1 minute per UL 1577)
- CSA component acceptance notice #5.
- IEC/EN/DIN EN 60747-5-2 approved for HCPL-0738 Option 060

Applications

- PDP (plasma display panel)
- Digital field bus isolation: DeviceNet, SDS, Profibus
- Multiplexed data transmission
- · Computer peripheral interface
- Microprocessor system interface
- DC/DC converter

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Ordering Information

	Op	tion	_						
Part number	RoHS Compliant	Non RoHS Compliant	Package	Surface Mount	Gull Wing	Tape & Reel	UL 5000 Vrms/ 1 Minute rating	IEC/EN/DIN EN 60747-5-2	Quantity
	-000E	No option		Х					100 per tube
HCPL-0738	-500E	-500	S0-8	Х		Х			1500 per reel
	-060E	-060		Х				Х	100 per tube

HCPL-0738 is UL Recognized with 3750 Vrms for 1 minute per UL1577.

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

HCPL-0738-500E to order product of Small Outline SO-8 package in Tape and Reel packaging in RoHS compliant. Example 2:

HCPL-0738 to order product of Small Outline SO-8 package in tube packaging and non RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Selection Guide	
Small Outline SO-8	
HCPL-0738	

Package Outline Drawing

HCPL-0738 Outline Drawing (Small Outline SO-8 Package)



DIMENSIONS IN MILLIMETERS AND (INCHES). LEAD COPLANARITY = 0.10 mm (0.004 INCHES) MAX.

NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.

Solder Reflow Temperature Profile



Note: Non-halide flux should be used.

Recommended Pb-Free IR Profile



THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX. Tsmax = 200 °C, Tsmin = 150 °C

Note: Non-halide flux should be used.

Regulatory Information	CSA
The HCPL-0738 has been	Approved under CSA Component
approved by the following	Acceptance Notice #5, File
organizations:	CA88324.
UL	IEC/EN/DIN EN 60747-5-2
Recognized under UL 1577,	Approved under:
component recognition program,	IEC 60747-5-2:1997 + A1:2002
File E55361.	EN 60747-5-2:2001 + A1:2002

Insulation and Safety Related Specifications (approval pending)

Parameter	Symbol	Value	Units	Conditions				
Minimum External Air Gap L(I01) 4.9 mm (Clearance)		mm	Measured from input terminals to output terminals, shortest distance through air.					
Minimum External Tracking (Creepage)	L(102)	4.8	mm	Measured from input terminals to output terminals, shortest distance path along body.				
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Insulation thickness between emitter and detector; also known as distance through insulation.				
Tracking Resistance (Comparative Tracking Index)	CTI	≥ 175	Volts	DIN IEC 112/VDE 0303 Part 1				
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)				

All Avago data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface of a printed circuit board between the solder fillets of the input and output leads must be considered. There are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01

(Option 060 only)

Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units			
Storage Temperature	Ts	-55	125	°C			
Ambient Operating Temperature	T _A	-40	100	°C			
Supply Voltage	V _{DD}	0	6.0	Volts			
Output Voltage	V ₀	-0.5	V _{DD} + 0.5	Volts			
Average Forward Input Current	IF	_	20	mA			
Average Output Current	I ₀	_	2	mA			
Lead Solder Temperature	260°C for 10 seco	nds, 1.6 mm below seating p	lane				
Solder Reflow Temperature Profile	See Solder Reflow	See Solder Reflow Thermal Profile section					

Recommended Operating Conditions

Parameter	Symbol	Minimum	Maximum	Units
Ambient Operating Temperature	T _A	-40	100	°C
Supply Voltages	V _{DD}	4.5	5.5	V
Input Current (ON)	IF	10	16	mA

Electrical Specifications

Over recommended temperature (T_A = -40° C to $+100^{\circ}$ C) and 4.5 V \leq V_{DD} \leq 5.5 V. All typical specifications are at $T_A = 25^{\circ}$ C, $V_{DD} = +5$ V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Notes
Input Forward Voltage	V _F	1.3	1.5	1.8	V	$I_F = 12 \text{ mA}$	1	
Input Reverse Breakdown Voltage	BV _R	5			V	$I_R = 10 \ \mu A$		
Logic High Output Voltage	V _{OH}	4.0	5		V	$I_F = 0, I_0 = -20 \mu A$		
Logic Low Output Voltage	V _{OL}		0.01	0.1	V	$I_F = 12 \text{ mA}, I_0 = 20 \mu\text{A}$		
Input Threshold Current	I _{TH}		4.5	8.2	mA	$I_{0L} = 20 \mu A$	2	
Logic Low Output Supply Current	I _{DDL}		10	18.0	mA	$I_F = 12 \text{ mA}$	4	
Logic High Output Supply Current	I _{DDH}		8	15.0	mA	$I_F = 0 mA$	3	

Switching Specifications

Over recommended temperature ($T_A = -40^{\circ}$ C to $+100^{\circ}$ C) and 4.5 V \leq V_{DD} \leq 5.5 V. All typical specifications are at $T_A = 25^{\circ}$ C, V_{DD} = +5 V.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Notes
Propagation Delay Time to Logic Low Output	t _{PHL}	20	35	60	ns	I _F = 12 mA, C _L = 15 pF CMOS Signal Levels	5	1
Propagation Delay Time to Logic High Output	t _{PLH}	11	20	60	ns	$I_F = 12 \text{ mA}, C_L = 15 \text{ pF}$ CMOS Signal Levels	5	1
Pulse Width	PW	100			ns			
Pulse Width Distortion	PWD	0	15	30	ns	$I_F = 12 \text{ mA}, C_L = 15 \text{ pF}$ CMOS Signal Levels	5	2
Propagation Delay Skew	t _{PSK}			40	ns	$I_F = 12 \text{ mA}, C_L = 15 \text{ pF}$ CMOS Signal Levels		3
Output Rise Time (10% – 90%)	t _R		20		ns	$I_F = 0 \text{ mA}$, $C_L = 15 \text{ pF}$ CMOS Signal Levels		
Output Fall Time (90% – 10%)	t _F		25		ns	$I_F = 12 \text{ mA}, C_L = 15 \text{ pF}$ CMOS Signal Levels		
Common Mode Transient Immunity at Logic High Output	CM _H	10	15		kV/μS	$V_{CM} = 1000 \text{ V}, T_A = 25^{\circ}\text{C},$ $I_F = 0 \text{ mA}$		4
Common Mode Transient Immunity at Logic Low Output	CM _L	10	15		kV/μS	$V_{CM} = 1000 \text{ V}, T_A = 25^{\circ}\text{C},$ $I_F = 12 \text{ mA}$		5

Package Characteristics

All typicals at $T_A = 25^{\circ}$ C.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input-Output Insulation	I _{I-0}			1	μA	45% RH, t = 5 s V _{I-0} = 3 kV DC, T _A = 25°C
Input-Output Momentary Withstand Voltage	V _{ISO}	3750			V rms	$RH \le 50\%$, t = 1 min., $T_A = 25^{\circ}C$
Input-Output Resistance	R _{I-0}		10 ¹²		Ω	$V_{I-0} = 500 V DC$
Input-Output Capacitance	CI-0		0.6		pF	$f = 1 MHz, T_A = 25^{\circ}C$

Notes:

1. t_{PHL} propagation delay is measured from the 50% level on the rising edge of the input pulse to the 2.5 V level of the falling edge of the V_O signal. t_{PLH} propagation delay is measured from the 50% level on the falling edge of the input pulse to the 2.5 V level of the rising edge of the V_O signal.

2. PWD is defined as |t_{PHL} - t_{PLH}|.

3. t_{PSK} is equal to the magnitude of the worst case difference in t_{PHL} and/or t_{PLH} that will be seen between units at any given temperature within the recommended operating conditions.

4. CM_H is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.

5. CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state.





Figure 1. Typical input diode forward characteristic.





Figure 3. Typical logic high O/P supply current vs. temperature.





Figure 4. Typical logic low O/P supply current vs. temperature.

Figure 5. Typical switching speed vs. pulse input current.

Application Information

Bypassing and PC Board Layout

The HCPL-0738 optocoupler is extremely easy to use. No external interface circuitry is required because the HCPL-0738 uses high-speed CMOS IC technology allowing CMOS logic to be connected directly to the inputs and outputs.

As shown in Figure 6, the only external component required for proper operation is the bypass capacitor. Capacitor values should be between 0.01 μ F and 0.1 μ F. For each capacitor, the total lead length between both ends of the capacitor and the power-supply pins should not exceed 20 mm.



Figure 6. Recommended printed circuit board layout.

Propagation Delay, Pulse-Width

Distortion, and Propagation Delay Skew

Propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high (t_{PLH}) is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high.

Similarly, the propagation delay from high to low (t_{PHL}) is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low (see Figure 7).

Pulse-width distortion (PWD) results when t_{PLH} and t_{PHL} differ in value. PWD is defined as the difference between t_{PLH} and t_{PHL} and often determines the maximum data rate capability of a transmission system. PWD

can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20-30% of the minimum pulse width is tolerable; the exact figure depends on the particular application (RS232, RS422, T-1, etc.).

Propagation delay skew, t_{PSK} , is an important parameter to con-sider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delays is large enough, it will determine the maximum rate at which parallel data can be sent through the optocouplers. Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either tPLH or tPHL, for any given group of optocouplers which are operating under the same conditions (i.e., the same supply voltage, output load, and operating temperature). As illustrated in Figure 8, if the inputs of a group of optocouplers are switched either ON or OFF at the same time, t_{PSK} is the difference between the shortest propagation delay, either tPLH or tPHL, and the longest propagation delay, either t_{PLH} or t_{PHL}.

As mentioned earlier, tPSK can determine the maximum parallel data transmission rate. Figure 8 is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signal are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.

Propagation delay skew repre-sents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 7 shows that there will be uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all of the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice t_{PSK}. A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The tPSK specified optocouplers offer the advantages of guaranteed specifications for propagation delays, pulsewidth distortion and propagation delay skew over the recommended temperature, and power supply ranges.



Figure 7. Propagation delay skew waveform.



Figure 8. Parallel data transmission example.

For product information and a complete list of distributors, please go to our website: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies Limited in the United States and other countries. Data subject to change. Copyright © 2007 Avago Technologies Limited. All rights reserved. AV02-0878EN January 8, 2008

