Dear customer

LAPIS Semiconductor Co., Ltd. ("LAPIS Semiconductor"), on the 1st day of October, 2020, implemented the incorporation-type company split (shinsetsu-bunkatsu) in which LAPIS established a new company, LAPIS Technology Co., Ltd. ("LAPIS Technology") and LAPIS Technology succeeded LAPIS Semiconductor's LSI business.

Therefore, all references to "LAPIS Semiconductor Co., Ltd.", "LAPIS Semiconductor" and/or "LAPIS" in this document shall be replaced with "LAPIS Technology Co., Ltd."

Furthermore, there are no changes to the documents relating to our products other than the company name, the company trademark, logo, etc.

Thank you for your understanding.

LAPIS Technology Co., Ltd. October 1, 2020



ML620Q131/2/3/4/5/6

16-bit micro controller

GENERAL DESCRIPTION

This LSI is a high performance CMOS 16-bit microcontroller equipped with an 16-bit CPU nX-U16/100 and integrated with rich peripheral functions such as the timer, PWM, comparator, voltage level supervisor, UART, I2C, and successive approximation type A/D converter.

The CPU nX-U16/100 is capable of efficient instruction execution in 1-intruction 1-clock mode by 3-stage pipeline architecture parallel processing. It has the data flash memory area which can be written by software.

In addition, the on-chip debug function that is installed enables software debugging and programming.

FEATURES

- · CPU
 - 16-bit RISC CPU (CPU name: nX-U16/100)
 - Instruction system: 16-bit length instruction
 - Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on
 - On-chip debug function built in
 - Minimum instruction execution time
 30.5 μs (at 32.768 KHz system clock)
 0.063 μs (at 16 MHz system clock)
- Internal memory
 - Flash memory (program area) Rewrite count 100 cycles ML620Q131: 8 Kbyte (4K x 16 bits) ML620Q132: 16 Kbyte (8K x 16 bits) ML620Q133: 24 Kbyte (12K x 16 bits) ML620Q134: 8 Kbyte (4K x 16 bits) ML620Q135: 16 Kbyte (8K x 16 bits) ML620Q136: 24 Kbyte (12K x 16 bits)
 - Flash memory (data area)
 2 Kbyte (1K x 16 bits)
 - SRAM
 - 2 Kbyte (2K x 8 bits)
- Interrupt controller
 - Non-maskable interrupt source: 2 (Internal sources: BACK-UP CLOCK, WDT)
 - Maskable interrupt sources: 30 (Internal sources: 25, External sources: 5)
 - Four interrupt levels and masking function
- · Time base counter
 - Low-speed time base counter 1 channel
- · Watchdog timer
 - Non-maskable interrupt and reset
 - (The first overflow generates an interrupt, and the second overflow generates a reset)
 - Free running
 - Overflow period: 4 types selectable (125 ms, 500 ms, 2 s, and 8 s at 32.768 kHz)



ML620Q131/2/3/4/5/6

· Timers

- 8 bits x 10 ch (16-bit configuration available)
- Continuous timer mode/one-shot timer mode
- Timer start/stop function by software/external trigger input
- · PWM
 - Resolution 16 bits x 1 ch
 - Continuous PWM mode/one-shot PWM mode
 - PWM start/stop function by software/external trigger input
- · Synchronous serial port
 - Master/slave selectable
 - LSB first/MSB first selectable
 - 8-bit length/16-bit length selectable
 - Operation in the SPI mode 0/3
 - Overflow detection function
- UART
 - Full-duplex communication x 1 ch
 - Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
 - Positive logic/negative logic selectable
 - Internal baud rate generator
- I^2C bus interface
 - Master x 1ch
 - Standard mode (100 kbit/s) and fast mode (400 kbit/s) are supported
 - Slave x 1ch Standard mode (100 kbit/s) and fast mode (400 kbit/s) are supported
- Successive approximation type A/D converter
 - 10-bit A/D converter
 - ML620Q131/ ML620Q132/ ML620Q133 : Input 6 ch
 - ML620Q134/ ML620Q135/ML620Q136 : Input 8 ch
- Analog Comparator
 - Operation voltage range: VDD = 1.8 to 5.5 V
 - Hysteresis width (only comparator 0): 20 mV (Typ.)
 - Interrupts allow edge selection and sampling selection
- DUTY measurement circuit
 - DUTY ratio measurement by inputting PWM signals with frequencies from 2 KHz to 64 KHz
 - DUTY measurement interrupt: 4 types selectable (64 µs, 0.51 ms, 1.09 ms, 2.18 ms)
- General-purpose ports (including secondary functions)
- Input-only port
 - 1 ch (including secondary functions, also used by the on-chip debug pin) I/O port

ML620Q131/ML620Q132/ML620Q133: 10 ch (including secondary functions)

ML620Q134/ML620Q135/ML620Q136: 14 ch (including secondary functions)

ML620Q131/2/3/4/5/6

• Reset

- RESET_N pin reset
- Reset by power-on detection
- Reset by the watchdog timer (WDT) overflow
- Reset by RAM parity error (enable/disable can be selected)
- Reset by voltage level detection 0 (VLS0) (enable/disable can be selected)
- Reset by voltage level detection 1 (VLS1) (enable/disable can be selected)
- Reset by prohibition program address change
- Voltage level detect function
 - 2 ch
 - Threshold voltage: 12 values selectable
 - Interrupt generation or reset generation can be selected
- · Clock
 - Low-speed clock
 - Internal low-speed RC oscillation (32.768 KHz)
 - High-speed clock
 PLL oscillation @ internal high-speed RC oscillation (32 MHz*1)
 High-speed crystal oscillation (4 MHz)
 - PLL oscillation @ high-speed crystal oscillation (32 MHz*1*2) – Selection of high-speed clock mode by software
 - PLL oscillation @ internal high-speed RC oscillation mode (16 MHz) High-speed crystal oscillation mode (4 MHz) PLL oscillation @ high-speed crystal oscillation mode (16 MHz)
 - ^{*1}) 32 MHz can be used only as the PWMC clock.
 - The maximum frequency of the system clock is 16 MHz.
 - *2) To use the high-speed crystal oscillation and PLL oscillation @ high-speed crystal oscillation, be sure to connect the high-speed crystal (4 MHz).
- Power management
 - HALT mode: Suspends the instruction execution by CPU (peripheral circuits are in operating states)
 - STOP mode: Stops the low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
 - Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, 1/8, or 1/16 of the oscillation clock)
 - Block Control Function: Powers down (reset registers and stop clock supply) the circuits of unused function blocks

ML620Q131/2/3/4/5/6

Shipment .

 – 16-pin plastic SSOP 	
ML620Q131-xxxMB	(Works: ML620Q131-NNNMB)
ML620Q132-xxxMB	(Works: ML620Q132-NNNMB)
ML620Q133-xxxMB	(Works: ML620Q133-NNNMB)
xxx: ROM code number	

– 16-pin WQFN	
ML620Q131-xxxGD	(Works: ML620Q131-NNNGD)
ML620Q132-xxxGD	(Works: ML620Q132-NNNGD)
ML620Q133-xxxGD	(Works: ML620Q133-NNNGD)
xxx: ROM code number	

- 20-pin plastic TSSOP ML620Q134-xxxTD (Works: ML620Q134-NNNTD) ML620Q135-xxxTD (Works: ML620Q135-NNNTD) ML620Q136-xxxTD (Works: ML620Q136-NNNTD) xxx: ROM code number
- Guaranteed operating range

 - Operating temperature: -40 to 105 °C
 Operating voltage: VDD = 1.6 to 5.5 V

The difference of ML620Q130 series is shown below.

Feature	ML620Q131	ML620Q132	ML620Q133	ML620Q134	ML620Q135	ML620Q136
Shipment		16-pin SSOP/ 16-pin WQFN			20-pin TSSOP	
FLASH capacity (Program area)	8 KB	16 KB	24 KB	8 KB	16 KB	24 KB
Number of input channels for successive approximation type A/D converter	X	6 ch 8 ch				
Number of input-only ports	(also used	1 by the on-chip	debug pin)	1 (also used by the on-chip debug pin)		
Number of I/O ports		10 14				

BLOCK DIAGRAM

ML620Q131/ML620Q132/ML620Q133 Block Diagram

"*" indicates the secondary, tertiary or quarternary function.



Figure 1-1 ML620Q131/ML620Q132/ML620Q133 Block Diagram

ML620Q131/2/3/4/5/6

LAPIS Semiconductor Co., Ltd.

ML620Q134/ML620Q135/ML620Q136 Block Diagram

"*" indicates the secondary, tertiary or quarternary function.



Figure 1-2 ML620Q134/ML620Q135/ML620Q136 Block Diagram

FEDL620Q130-02

ML620Q131/2/3/4/5/6

PIN CONFIGURATION

Pin Layout of ML620Q131/ML620Q132/ML620Q133 16pin SSOP Package



Figure 2 Pin Layout of ML620Q131/ML620Q132/ML620Q133 16pin SSOP Package

ML620Q131/2/3/4/5/6





Figure 3 Pin Layout of ML620Q131/ML620Q132/ML620Q133 16pin WQFN Package

FEDL620Q130-02

ML620Q131/2/3/4/5/6

Pin Layout of ML620Q134/ML620Q135/ML620Q136 20pin TSSOP Package



Figure 4 Pin Layout of ML620Q134/ML620Q135/ML620Q136 20pin TSSOP Package

ML620Q131/2/3/4/5/6

PIN LIST

						٦	able	e 1 Pin List	-			-		
PAD	PAD	PAD	Primary function			Secondary function		Tertia	Tertiary function			Quartic function		
No. (16pin SSOP)	No. (16pin WQFN)	No. (20pin TSSOP)	Pin name	I/O	Feature	Pin name	I/O	Feature	Pin name	I/O	Feature	Pin name	I/O	Feature
14	12	18	V _{DD}	I/O	Positive power supply pin input/output	3/4	3⁄4	3⁄4	3⁄4	3⁄4	3⁄4	3⁄4	3⁄4	3/4
12	10	16	V _{DDL}	I/O	Power supply pin for internal logic (Internal generation)	3⁄4	3⁄4	3⁄4	3⁄4	3⁄4	3⁄4	3⁄4	3⁄4	3/4
13	11	17	V _{ss}	I/O	Negative power supply pin input/output	3⁄4	3⁄4	3/4	3⁄4	3⁄4	3/4	3/4	3⁄4	3⁄4
5	3	7	RESET_N	I	Reset input pin	3/4	3⁄4	3/4	3⁄4	3⁄4	3/4	3⁄4	3⁄4	3/4
6	4	8	TEST1_N	I	Input pin for testing	3/4	3⁄4	3⁄4	3⁄4	3/4	3⁄4	3⁄4	3/4	3/4
16	13	20	PA0/ LED0/ EXI0/ AIN0/ RXD1	I/O	I/O port/ LED drive External interrupt 0/ AD input 0/ UART1 reception	PWMC	0	PWMC output	OUTCLK	0	High-spe ed clock output	SDA	1/0	l ² C data I/O
9	8	11	PA1/ EXI1/ AIN1/ CMP1P	I/O	I/O port/ External interrupt 1/ AD input 1/ Comparator 1 Non-inverting input	3/4	3⁄4	3⁄4	LSCLK	0	Low-spe ed clock output	SOUTO	0	SSIO data output
7	6	9	PA2/ EXI2/ TEST0	T	input port/ External interrupt 2/ Input pin for testing	3⁄4	3/4	3⁄4	3/4	3⁄4	3⁄4	3⁄4	3⁄4	3/4
_		5	PA3/ AIN6	0	I/O port/ AD input 6	3⁄4	3/4	3/4	SDA	I/O	I ² C data I/O	3/4	3⁄4	3/4
_		15	PA4/ AIN7	1/0	I/O port/ AD input 7	SIN0	I	SSIO data input	3⁄4	3⁄4	3⁄4	3⁄4	3⁄4	3/4
_	-	6	PA5	1/0	I/O port	SCK0	I/O	SSIO clock I/O	SCL	I/O	I ² C clock I/O	3⁄4	3⁄4	3⁄4
_	_	14	PA6	I/O	I/O port	SOUT0	0	SSIO data output	3⁄4	3⁄4	3⁄4	3⁄4	3⁄4	3/4
3	1	3	PB0/ EXI4/ AIN2/ RXD0/ DUTI	I/O	I/O port/ External interrupt 4/ AD input 2/ UART0 reception/ DUTY measurement	PWMC	0	PWMC output	SCL	I/O	l ² C clock I/O	CMP1 OUT	0	CMP1 output
4	2	4	PB1/ EXI5/ AIN3	I/O	I/O port/ External interrupt 5/ AD input 3	TXD1	0	UART1 transmission	TXD0	0	UART0 transmis sion	CMP0 OUT	0	CMP0 output
1	16	1	PB2	I/O	I/O port	OSC0	Т	High-speed oscillation	3⁄4	3⁄4	3⁄4	CMP0POUT	0	CMP0P output
2	15	2	PB3	I/O	I/O port	OSC1	0	High-speed oscillation	3/4	3⁄4	3⁄4	CMP0NOUT	0	CMP0N output

FEDL620Q130-02

PAD	PAD	PAD	Primary function		Secondary function		Tertiary function			Quartic function				
No. (16pin SSOP)	No. (16pin WQFN)	No. (20pin TSSOP)	Pin name	I/O	Feature	Pin name	I/O	Feature	Pin name	I/O	Feature	Pin name	I/O	Feature
10	7	12	PB4/ CMP0P	I/O	I/O port/ Comparator 0 Non-inverting input	TXD1	ο	UART1 transmission	TXD0	0	UART0 transmis sion	SINO	I	SSIO data input
11	9	13	PB5/ RXD0/ CMP0M	I/O	I/O port/ UART0 reception/ Comparator 0 Inverting input	OUTCLK	0	High-speed clock output	TMJ OUT	0	Timer J output	SCK0	I/O	SSIO clock I/O
8	5	10	PB6/ AIN4/ RXD1	I/O	I/O port/ AD input 4/ UART1 reception	LSCLK	ο	Low-speed clock output	TMF OUT	0	Timer F output	SDA	I/O	l ² C data I/O
15	14	19	PB7/ LED1/ AIN5/ DUTI	I/O	I/O port/ LED drive AD input 5/ DUTY measurement	TXD1	0	UART1 transmission	SCL	1/0	l ² C clock I/O	PWMC	0	PWMC output

FEDL620Q130-02

ML620Q131/2/3/4/5/6

PIN DESCRIPTION

	-	Table 2 Pin Description (1/4)		
Pin name	I/O	Description	Primary/ Secondary/ Tertiary/ Quartic	Logic
System				
RESET_N	I	Reset input pin. When this pin is set to a "L" level, system reset mode is set and the internal section is initialized. When this pin is set to a "H" level subsequently, program execution starts. The RESET_N pin does not have an internal pull-up resistor.	-	Negative
OSC0	Ι	Crystal connection pin for the high-speed clock.	Secondary	_
OSC1	0	A crystal oscillator is connected to this pin (4 MHz max.), and capacitors C_{DH} and C_{GH} (see measurement circuit 1) are connected between this pin and V_{SS} . This pin is used as the secondary function of the PB2 and PB3 pins.	Secondary	
LSCLK	0	Low-speed clock output. This pin is used as the tertiary function of the PA1 pin or the secondary function of the PB6 pin.	Secondary/ Tertiary	_
OUTCLK	0	High-speed clock output pin. This pin is used as the tertiary function of the PA0 pin or the secondary function of the PB5 pin.	Tertiary	_
General-purpos	e input	t port		
PA2	I	General-purpose input port.	—	Positive
General-purpos	e input	t/output port		
PA0 to PA1	I/O	General-purpose input/output port.		
PB0~PB7		This cannot be used as the general input/output port when used as the secondary to quartic functions.	—	Positive
PA3 to PA6	I/O	General-purpose input/output port. This cannot be used as the general input/output port when used as the secondary to quartic functions. Not available in ML620Q131/ML620Q132/ML620Q133.	_	Positive
Serial (UART)				
TXD0	0	UART0 transmit pin. This pin is used as the tertiary function of the PB1 and PB4 pins.	Tertiary	Positive
TXD1	0	UART1 transmit pin. This pin is used as the secondary function of the PB1, PB4, and PB7 pins.	Secondary	Positive
RXD0	-	UART0 receive pin. This pin is used as the primary function of the PB0 and PB5 pins.	Primary	Positive
RXD1	I	UART1 receive pin. This pin is used as the primary function of the PA0 and PB6 pins.	Primary	Positive
I ² C Bus Interfac	е			
SDA	I/O	NMOS open drain pin for I ² C data input/output. This pin is used as the quartic function of the PA0 pin, the tertiary function of the PA3 pin, or the quartic function of the PB6 pin. A pull-up resistor is connected externally.	Tertiary/ Quartic	Positive
SCL	I/O	NMOS open drain pin for I ² C clock input/output. This pin is used as the tertiary function of the PA5 pin, the tertiary function of the PB0 pin, or the tertiary function of the PB7 pin. A pull-up resistor is connected externally.	Tertiary	Positive

Table 2 Pin Description (1/4)

FEDL620Q130-02

		Table 2 Pin Description (2/4)		
Pin name	I/O	Description	Primary/ Secondary/ Tertiary/ Quartic	Logic
Synchronous se	rial (SS	SIO)		
SIN	I	Synchronous serial data input pin. This pin is used as the secondary function of the PA4 pin or the quartic function of the PB4 pin.	Secondary/ Quartic	Positive
SCK0		High-speed clock input pin. This pin is used as the secondary function of the PA5 pin or the quartic function of the PB5 pin.	Secondary/ Quartic	_
SOUT0		High-speed clock output pin. This pin is used as the quartic function of the PA1 pin or the secondary function of the PA6 pin.	Secondary/ Quartic	Positive
PWM				
PWMC	0	PWMC output pin. This pin is used as the secondary function of the PA0 and PB0 pins or the quartic function of the PB7 pin.	Secondary/ Quartic	Positive/ negative
External interrup	ot			
EXI0 to 2	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. This pin is used as the primary function of the PA0 to PA2 pins.	Primary	Positive/ negative
EXI4,5	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. This pin is used as the primary function of the PB0 and PB1 pins.	Primary	Positive/ negative
Timer				
TnTG	I	External trigger input pin of the timer 0, timer 1, timer E, timer F, timer G, timer H, timer I, timer J, timer K, or timer L. This pin is used as the primary function of the PA0 to PA2 and PB0 to PB7 pins.	Primary	_
TMJOUT	0	Timer J output pin. This pin is used as the tertiary function of PB5.	Tertiary	Positive
TMFOUT	0	Timer F output pin. This pin is used as the tertiary function of PB6.	Tertiary	Positive
LED drive				
LED0, 1	0	Pins for LED driving. Allocated to the primary function of the PA0 and PB7 pins.	Primary	Positive/ negative

FEDL620Q130-02

		Table 2 Pin Description (3/4)		
Pin name	I/O	Description	Primary/ Secondary/ Tertiary/ Quartic	Logic
Successive app	roximat	ion type A/D converter		
AINO	Ι	Ch0 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA0 pin.	Primary	_
AIN1	Ι	Ch1 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA1 pin.	Primary	—
AIN2	Ι	Ch2 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB0 pin.	Primary	_
AIN3	Ι	Ch3 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB1 pin.	Primary	—
AIN4	I	Ch4 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB6 pin.	Primary	—
AIN5	Ι	Ch5 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PB7 pin.	Primary	—
AIN6	I	Ch6 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA3 pin. Not available in ML620Q131/ML620Q132/ML620Q133.	Primary	_
AIN7	I	Ch7 analog input for successive approximation type A/D converter. This pin is used as the primary function of the PA4 pin. Not available in ML620Q131/ML620Q132/ML620Q133.	Primary	_
Comparator				
CMP0P	Ι	Comparator 0 non-inverting input. This pin is used as the primary function of the PB4 pin.	Primary	_
СМР0М	Ι	Comparator 0 inverting input. This pin is used as the primary function of the PB5 pin.	Primary	_
CMP0OUT	0	Comparator 0 output pin. This pin is used as the quartic function of the PB1 pin.	Quartic	_
CMP0POUT	0	Comparator 0 output pin. This pin is used as the quartic function of the PB2 pin.	Quartic	
CMP0NOUT	0	Comparator 0 output pin. This pin is used as the quartic function of the PB3 pin.	Quartic	_
CMP1P	I	Comparator 1 non-inverting input. This pin is used as the primary function of the PA1 pin.	Primary	—
CMP1OUT	0	Comparator 1 output pin. This pin is used as the quartic function of the PB0 pin.	Quartic	_
DUTY measure	ment ci	rcuit		
DUTI	I	PWM waveform input for the DUTY measurement circuit. This pin is used as the primary function of the PB0 and PB7 pins.	Primary	—

FEDL620Q130-02

		Table 2 Pin Description (4/4)		
Pin name	I/O	Description	Primary/ Secondary/ Tertiary/	Logic
For testing			Quartic	
TEST0	Ι	Input pin for testing. This pin is used as the primary function of the PA2 pin.	—	Positive
TEST1_N	I	Input pin for testing. A pull-up resistor is internally connected.	_	Negative
Power supply				
V _{SS}	—	Negative power supply pin.	—	_
V _{DD}	-	Positive power supply pin.	—	
V _{DDL}	_	Power supply pin for internal logic (internally generated). Capacitor C_L (see measurement circuit 1) is connected between this pin and V_{SS} .		_

TERMINATION OF UNUSED PINS

Table 3 Termination of unused pins

Pin	Recommended pin termination
RESET_N	V _{DD}
TEST1_N	open
PA0 to PA1	open
PA2/TEST0	V _{SS}
PA3 to PA6	open
PB0 to PB7	open

Note:

For unused input ports or unused input/output ports, if the corresponding pins are configured as high-impedance inputs and left open, the supply current may become excessively large. Therefore, it is recommended to configure those pins as either inputs with a pull-down resistor/pull-up resistor or outputs.

FEDL620Q130-02

ML620Q131/2/3/4/5/6

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

_				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	V _{DD}	Ta = 25°C	- 0.3 to +6.5	V
Power supply voltage 2	V _{DDL}	Ta = 25°C	- 0.3 to +2.0	V
Input voltage	V _{IN}	Ta = 25°C	- 0.3 to V _{DD} +0.3	V
Output voltage	V _{OUT}	Ta = 25°C	- 0.3 to V _{DD} +0.3	V
Output current 1 (PA0 to PA1) (PA3 to PA6)* (PB0 to PB7)	I _{OUT1}	Ta = 25°C	- 12 to +11	mA
Output current 2 (PA0) (PB7)	I _{OUT2}	Ta = 25°C When N-channel open drain output mode is selected	- 12 to +20	mA
Power dissipation	PD	Ta = 25°C	1	W
Storage temperature	T _{STG}	_	- 55 to +150	°C

Recommended Operating Conditions

				$(V_{SS} = 0V)$
Parameter	Symbol	Condition	Range	Unit
Operating temperature	T _{OP}	—	- 40 to +105	°C
Operating voltage	V _{DD}	—	1.6 to 5.5	V
Operating frequency (CDU)	£	V _{DD} = 1.6 to 5.5V	30k to 32.768k	Hz
Operating frequency (CPU)	fop	$V_{DD} = 1.8$ to 5.5V	30k to 16M	
High-speed crystal oscillation frequency	f _{XTH}	$V_{DD} = 1.8$ to 5.5V	4.0M	Hz
High-speed crystal oscillation	Срн	Use NX8045GE (NIHON	16	pF
external capacitor	C _{GH}	DEMPA KOGYO CORP.)	16	P
Capacitor externally connected to VDDL pin	CL	_	2.2±30%	мF

Flash Memory Operating Conditions

r hash withhory operating cont					$(V_{SS} = 0V)$						
Parameter	Symbol	Co	ondition	Range	Unit						
Operating temperature		Data flash mer	nory, At write/erase	-40 to +105	- °C						
Operating temperature	T _{OP}	Flash ROM	1, At write/erase	0 to +40							
Operating voltage	V _{DD}	At write/erase		1.6 to 5.5	V						
Maximum rewrite count	C _{EPD}	Da	ta Flash	10,000	timoo						
	C _{EPP}	Program Flash		100	times						
		Chip erase		All area	_						
Franc unit		Dia ak araa a	Program Flash	4	KB						
Erase unit	_	Block erase	Data Flash	2	KB						
		Sec	tor erase	1	KB						
Erase time	_	Chip erase, Block erase, Sector erase				100	ms				
Write unit		_		_		_		1 word (2 Bytes)			
Write time (Max.)	_	1 word (2 Bytes)		1 word (2 Bytes)		1 word (2 Bytes)		1 word (2 Bytes)		40	ms
Data retention period	Y _{DR}		_	15	years						

ML620Q131/2/3/4/5/6

DC Characteristics Conditions (1/5)

(V _{DD} =1.6 to 5.5V, V _{SS} =0V, Ta=- 40 to +105°C, unless otherwise specified)								
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Measur ing circuit	
		Ta= +25°C	Тур -1%	32.768k	Тур +1%	Hz		
Low-speed RC oscillator frequency	f _{RCL}	Ta= -40 to 85°C	Тур -2.5%	32.768k	Тур +2.5%	Hz		
		Ta= -40 to 105°C	Тур -3%	32.768k	Тур +3%	Hz		
	4	Ta= -20 to 85°C, V _{DD} = 1.8 to 5.5V	Тур -1%	32	Тур +1%	MHz		
PLL oscillation frequency*1	f _{PLL}	Ta= -40°C to +105°C, V _{DD} = 1.8 to 5.5V	Тур -1.5%	32	Typ +1.5%	MHz	1	
Low-speed RC oscillation start time* ¹	T _{RCL}	_			65	ms		
High-speed RC oscillation start time* ¹	T _{RCH}	V _{DD} = 1.8 to 5.5V	_	-	5	ms		
High-speed crystal oscillation start time* ¹	Т _{ХТН}	V _{DD} = 1.8 to 5.5V	-	2	20	ms		
PLL oscillation start time	T _{PLL}	$V_{DD} = 1.8$ to 5.5V	_		2	ms		
Reset pulse width	P _{RST}	_	100	_	_]	
Reset noise rejection pulse width	P _{NRST}	-		_	0.4	ms		
Power On Reset rising time	T _{POR}		—	_	10	ms		

*¹: 2048 clock average. The CPU clock is max. f_{PLL}/2.
 *²: Use 4MHz Crystal Oscillator NX8045GE (NIHON DEMPA KOGYO CORP.)



Power On Reset V_{DD} Rising Time (T_{POR})

ML620Q131/2/3/4/5/6

		(V _{DD} =1.6 t	o 5.5V, V _{SS} =0V	′, Ta=- 40 to	o +105°C, i	unless othe	erwise sp	ecified)
Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	Meas uring circuit
		VLS03 to 0 = 00H	Rise	1.64	1.67	1.70	-	
			Fall	1.60	1.63	1.66	-	
		VLS03 to 0 = 01H	Rise	1.74	1.77	1.81	-	
			Fall	1.70	1.73	1.77	-	
		VLS03 to 0 = 02H	Rise	1.84	1.88	1.91	-	
			Fall	1.80	1.84	1.87		
		VLS03 to 0 = 03H	Rise	1.94	1.98	2.02	-	
			Fall	1.90	1.94	1.98	-	
		VLS03 to 0 = 04H	Rise	2.05	2.09	2.13	-	
			Fall	2.00	2.04	2.08	_	
		VLS03 to 0 = 05H	Rise	2.45	2.50	2.55		
VLS0 threshold	V _{VLS0}		Fall	2.40	2.45	2.50		
voltage	VLS0	VLS03 to 0 = 06H	Rise	2.56	2.61	2.66		
			Fall	2.50	2.55	2.60		
		VLS03 to 0 = 07H	Rise	2.66	2.71	2.76		
		12003 10 0 = 0711	Fall	2.60	2.65	2.70		
		VLS03 to 0 = 08H	Rise	2.76	2.81	2.87	V	
			Fall	2.70	2.75	2.81		1
		VLS03 to 0 = 09H	Rise	2.86	2.92	2.97		
			Fall	2.80	2.86	2.91		
		VLS03 to 0 = 0AH	Rise	2.96	3.02	3.08		
		VES03 10 0 = 0AH	Fall	2.90	2.96	3.02		
		VLS03 to 0 = 0BH	Rise	4.01	4.09	4.17		
		VE303 to 0 = 0BIT	Fall	3.90	3.98	4.06		
		VLS13 to 0 = 0		1.60	1.63	1.66		
		VLS13 to $0 = 0$	1H	1.70	1.73	1.77		
		VLS13 to $0 = 02$	2H	1.80	1.84	1.87		
		VLS13 to 0 = 03	3H	1.90	1.94	1.98		
		VLS13 to 0 = 04	4H	2.00	2.04	2.08		
VLS1 threshold		VLS13 to 0 = 0	5H	2.40	2.45	2.50		
voltage	V _{VLS1}	VLS13 to 0 = 0	6H	2.50	2.55	2.60		
		VLS13 to 0 = 0	7H	2.60	2.65	2.70		
		VLS13 to 0 = 0	8H	2.70	2.75	2.81	_	
		VLS13 to 0 = 0		2.80	2.86	2.91		
		VLS13 to 0 = 0/	٩H	2.90	2.96	3.02		
		VLS13 to 0 = 0	ЗН	3.90	3.98	4.06		

DC Characteristics Conditions (2/5)

(V_{DD}=1.6 to 5.5V, V_{SS} =0V, Ta=- 40 to +105°C, unless otherwise specified)

ML620Q131/2/3/4/5/6

DC Characteristics Conditions (3/5)

(V_{DD}=1.6 to 5.5V, V_{SS} =0V, Ta=- 40 to +105°C, unless otherwise specified)

Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	Meas uring circuit
Comparator0 same phase input voltage range	V _{CMR}	V _{DD} = 1.8 to 5.5V		0.1	_	V _{DD} -1.5	V	
Comparator0	V _{HYSP}	$Ta = 25$, $V_{DD} = 5.0$	0V	10	20	30		
Hysteresis	VHYSP	$V_{DD} = 5.0V$		5	20	35		4
Comparator0 input offset	V _{CMOF}	Ta = 25 , V _{DD} = 5.	0V		-	7	mV	-
Comparator reference voltage	V _{CMREF}	Ta = 25 V _{DD} = 1.8 to 5.5V		-25		25		
error *3		V _{DD} = 1.8 to 5.5V		-50	-	50		
Supply ourront 1		CPU is in STOP state. Low-speed oscillation is	Ta = -40 to +105		1	22		
Supply current 1 IDD1		stopped. V _{DD} =5.0V	Ta = -40 to +85	-	1	9		
Supply current 2	IDD2	Internal RC Oscillating. CPU is in HALT state (LTBC,WBC: Operating ⁻¹). High-speed oscillation is stopped. V _{DD} =3.0V	Ta = -40 to +105	5-	3.5	26	mA	
Supply current 3	IDD3	CPU: Running at 32kHz* ² High-speed oscillation is stopped. V _{DD} =3.0V	Ta = -40 to +105	_	13	42		1
Supply current 4	IDD4	CPU: Running at 16MHz PLL os mode used High-speed crystal o VDD=5.0V	_	4.5	5.5	mA		
Supply current 5	IDD5		CPU: Running at 16MHz PLL oscillating mode used High-speed RC oscillation* ²			5.5	ША	

*1 : LTBC and WDT is operating, Significant bits of BLKCON0 to BLKCON7 registers are all "1"
 *² : CPU running rate is 100%
 *³ : Including comparator input offset voltage

FEDL620Q130-02

ML620Q131/2/3/4/5/6

DC Characteristics Conditions (4/5)

Parameter	Symbol	Сог	ndition	Min.	Тур.	Max.	Unit	Measuring circuit
Output voltage 1 (PA0 to PA1)	VOH1	IOH1 =	= - 0.5mA	V _{DD} - 0.5	_	_		
(PA3 to PA6)* (PB0 to PB7)	VOL1	IOL1 =	IOL1 = +0.5mA		—	0.5		
Output voltage 2 (PA0) VOL2 (PB7)			IOL2 = +10mA V _{DD} ³ 5.0V	_	_	0.5	V	
	VOLO	When N-channel	IOL2 = +8mA V _{DD} ³ 3.0V	_	-	0.5	V	2
	VOLZ	open drain output mode is selected	IOL3 = +3mA V _{DD} ³ 2.0V		-	0.4		
			IOL3 = +2mA 2.0V > V _{DD} ³ 1.8V		-	VDD* 0.2		
Output leakage current	IOOH		H = V _{DD} pedance state)	-		1		
(PA0 to PA1) (PA3 to PA6)* (PB0 to PB7)	IOOL	VOL = V _{SS} (in high-impedance state)		- 1	-	_		3
Input current 1	IIH1	VIH	1 = V _{DD}		_	1		
(RESET_N)	IIL1	VIL	$I = V_{SS}$	- 1				
Input current 2	IIH2	VIH	$2 = V_{DD}$	_	_	1	mA	
(TEST1_N)	IIL2	VIL2	$2 = V_{SS}$	- 1500	- 300	- 20		
lanut ourrent O	IIH3	VIH3 = V _{DD} (w	hen pulled down)	2	30	250		4
Input current 3	IIL3		when pulled up)	- 250	- 30	- 2		
(PA3 to PA6)*	IIH3Z		3 = V _{DD} pedance state)		_	1		
	IIL3Z		3 = V _{SS} bedance state)	-1	_	—		

* : ML620Q131/ ML620Q132/ ML620Q133 do not have the peripherals.

.

FEDL620Q130-02

ML620Q131/2/3/4/5/6

DC Characteristics Conditions (5/5)

	(V _{DD} =1.6 to 5.5V, V _{SS} =0V, Ta=- 40 to +105°C, unless otherwise specifie								
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Measuring circuit		
Input voltage 1 (RESET_N) (TEST1_N)	VIH1	—	0.7´ V _{DD}	_	V _{DD}	N	F		
(PA0 to PA1) (PA2/TEST0) (PA3 to PA6)* (PB0 to PB7)	VIL1	_	0	_	0.3′ V _{DD}	V	5		
Input pin capacitance (RESET_N) (TEST1_N) (PA0 to PA1) (PA2/TEST0) (PA3 to PA6)* (PB0 to PB7)	CIN	f = 10kHz V _{rms} = 50mV Ta = 25°C	Q		10	pF	_		

*: ML620Q131/ ML620Q132/ ML620Q133 do not have the peripherals.

ML620Q131/2/3/4/5/6

Measuring circuit 1



ML620Q131/2/3/4/5/6



24/33

ML620Q131/2/3/4/5/6

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
External interrupt disable		Interrupt: Enabled (MIE = 1),	2.5 ´	. , թ.	3.5 ´	
period	T _{NUL}	CPU is executing NOP instruction	LSCLK	_	LSCLK	ms
PA0 to PA2, PB0 to PB1 - (Rising-edge inte	errupt)					
PA0 to PA2, PB0 to PB1	errupt)					
PA0 to PA2, PB0 to PB1						

AC Characteristics (External Interrupt)

ML620Q131/2/3/4/5/6

		(V _{DD} =1.6 to 5.5V, V _{SS} =0V, Ta=- 40 to +105°C, unless otherwise specified)						
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit		
SCK input cycle (slave mode)	t _{SCYC}	—	1	—	—	ms		
SCK output cycle (master mode)	tscyc	_	_	SCK ^(*1)	—	sec		
SCK input pulse width		High-speed oscillation stopped	0.4		—	ms		
(slave mode)	t _{SW}	During high-speed oscillation	200	—	—	ns		
SCK output pulse width (master mode)	tsw	_	SCK ^(*1) ´0.4	SCK ^(*1) ´0.5	SCK ^(*1) ´0.6	sec		
SOUT output delay time (slave mode)	t _{SD}	—	_	4	360	ns		
SOUT output delay time (master mode)	t _{SD}	-	-	-	160	ns		
SIN input setup time (slave mode)	t _{SS}	-	80		-	ns		
SIN input setup time (Master mode)	t _{SS}	_	180			ns		
SIN input hold time	t _{SH}		80	_	_	ns		

AC Characteristics (Synchronous Serial Port)

*1: Clock period selected by S0CK3–0 of the serial port n mode register (SIO0MOD1)



*: Indicates the secondary function of the corresponding port.

ML620Q131/2/3/4/5/6

AC Characteristics (I2C Bus Interface: Standard Mode 100kHz)

	(V _{DD} =1	.6 to 5.5V, V_{SS} =0V, Ta	=- 40 to +105°0	C, unless o	otherwise s	pecified)	
Deremeter	Qumbal	Condition		Rating		1.1	
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
SCL clock frequency	f _{SCL}	3/4	0	3⁄4	100	kHz	
SCL hold time (start/restart condition)	t _{HD:STA}	3⁄4	4.0	3⁄4	3/4	ms	
SCL "L" level time	t _{LOW}	3/4	4.7	3⁄4	3⁄4	ms	
SCL "H" level time	t _{HIGH}	3⁄4	4.0	3⁄4	3⁄4	ms	
SCL setup time (restart condition)	t _{SU:STA}	3⁄4	4.7	3/4	3/4	ms	
SDA hold time	t _{HD:DAT}	3/4	0	3⁄4	3⁄4	ms	
SDA setup time	t _{SU:DAT}	3/4	0.25	3/4	3⁄4	ms	
SDA setup time (stop condition)	t _{su:sto}	3/4	4.0	3⁄4	3/4	ms	
Bus-free time	t _{BUF}	3/4	4.7	3/4	3⁄4	ms	

AC Characteristics (I2C Bus Interface: Fast Mode 400kHz)

	(V ₁	_{DD} =1.6 to 5.5V, V _{SS} =0V, Ta=- 4	0 to +105°	C, unless o	otherwise s	pecified)	
Parameter	Symbol	Condition		Rating			
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
SCL clock frequency	f _{SCL}	3⁄4	0	3⁄4	400	kHz	
SCL hold time (start/restart condition)	t _{HD:STA}	3⁄4	0.6	3⁄4	3⁄4	ms	
SCL "L" level time	t _{LOW}	3⁄4	1.3	3⁄4	3⁄4	ms	
SCL "H" level time	tнigн	3⁄4	0.6	3⁄4	3⁄4	ms	
SCL setup time (restart condition)	tsu:sta	3/4	0.6	3⁄4	3⁄4	ns	
SDA hold time	t _{HD:DAT}	3⁄4	0	3⁄4	3⁄4	ms	
SDA setup time	t _{SU:DAT}	3⁄4	0.1	3⁄4	3⁄4	ms	
SDA setup time (stop condition)	t _{su:sto}	3/4	0.6	3⁄4	3⁄4	ms	
Bus-free time	t _{BUF}	3/4	1.3	3⁄4	3⁄4	ms	



Note:

Current drive ability of PA3, PA5, PB0 and PB6 in N-ch open drain mode is lower than that of PA0 and PB7.

Therefore, the fast mode (400kbps) cannot be available when PA5 or PB0 is set as SCL function and when PA3 or PB6 is set as SDA function.

For more details, see the characteristics of VOL1 and VOL2 in DC Characteristics Conditions (4/5).

FEDL620Q130-02

ML620Q131/2/3/4/5/6

Successive Approximation Type A/D Converter

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit		
Resolution	n	_	—	_	10	bits		
		2.7V £ V _{DD} £ 5.5V	- 4	_	+4			
Integral non-linearity error	INL	$2.2V \pm V_{DD} < 2.7V$	- 6	_	+6			
		$1.8V \pm V_{DD} < 2.2V$	- 10	_	+10			
Differential non-linearity error		2.7V £ V _{DD} £ 5.5V	- 3	_	+3			
	DNL	$2.2V \pm V_{DD} < 2.7V$	- 5	_	+5	LSB		
		1.8V £ V _{DD} < 2.2V	- 9	_	+9			
Zero-scale error	VOFF	RI £ 5k		—	+6			
Full-scale error	FSE	RI £ 5k	- 6	-	+6			
Input impedance	RI	_			5k			
A/D operating voltage	V _{DD}	—	1.8	-	5.5	V		
		CPU works in PLL oscillation mode SACK bit = 0 $2.7V \pounds V_{DD} \pounds 5.5V$		13.67	-			
Conversion time	t _{CONV} –	CPU works in PLL oscillation mode SACK bit = 1 1.8V £ V _{DD} £ 5.5V)-	41.26	_	μs		



Note: ML620Q131/ML620Q132/ML620Q133 do no have AIN7 and AIN6.

PACKAGE DIMENSIONS

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact LAPIS SEMICONDUCTOR's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

16pin SSOP



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

FEDL620Q130-02

ML620Q131/2/3/4/5/6



16pin WQFN

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

ML620Q131/2/3/4/5/6

20pin TSSOP



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

FEDL620Q130-02

ML620Q131/2/3/4/5/6

REVISION HISTORY

Decument		Page Previous Current Description		
Document No.	Date			Description
INU.	10.		Edition	
FEDL620Q130-01	Nov 12, 2015	-	-	Fromal 1 st Revision
		17	17	Corrected condition of sector erase.
FEDL620Q130-02	May 12, 2016	20	20	Corrected condition of supply current.

ML620Q131/2/3/4/5/6

Notes

- 1) The information contained herein is subject to change without notice.
- 2) Although LAPIS Semiconductor is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. LAPIS Semiconductor shall have no responsibility for any damages arising out of the use of our Products beyond the rating specified by LAPIS Semiconductor.
- 3) Examples of application circuits, circuit constants and any other information contained herein are provided only to illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.
- 4) The technical information specified herein is intended only to show the typical functions of the Products and examples of application circuits for the Products. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Semiconductor or any third party with respect to the information contained in this document; therefore LAPIS Semiconductor shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
- 5) The Products are intended for use in general electronic equipment (i.e. AV/OA devices, communication, consumer systems, gaming/entertainment sets) as well as the applications indicated in this document.
- 6) The Products specified in this document are not designed to be radiation tolerant.
- 7) For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a LAPIS Semiconductor representative: transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems.
- 8) Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters.
- 9) LAPIS Semiconductor shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein.
- 10) LAPIS Semiconductor has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Semiconductor does not warrant that such information is error-free and LAPIS Semiconductor shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
- 11) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. LAPIS Semiconductor shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 12) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
- 13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Semiconductor.

Copyright 2015-2016 LAPIS Semiconductor Co., Ltd.

LAPIS Semiconductor Co., Ltd.

2-4-8 Shinyokohama, Kouhoku-ku, Yokohama 222-8575, Japan http://www.lapis-semi.com/en/