

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOC莫斯 HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOC莫斯 HE4000B Logic Package Outlines/Information HEF, HEC

HEF4514B
MSI
1-of-16 decoder/demultiplexer with
input latches

Product specification
File under Integrated Circuits, IC04

January 1995

1-of-16 decoder/demultiplexer with input latches**HEF4514B
MSI****DESCRIPTION**

The HEF4514B is a 1-of-16 decoder/demultiplexer, having four binary weighted address inputs (A_0 to A_3), a latch enable input (EL), and an active LOW enable input (\bar{E}). The 16 outputs (O_0 to O_{15}) are mutually exclusive active HIGH. When EL is HIGH, the selected output is determined by the data on A_n . When EL goes LOW, the

last data present at A_n are stored in the latches and the outputs remain stable. When \bar{E} is LOW, the selected output, determined by the contents of the latch, is HIGH. At \bar{E} HIGH, all outputs are LOW. The enable input (\bar{E}) does not affect the state of the latch. When the HEF4514B is used as a demultiplexer, \bar{E} is the data input and A_0 to A_3 are the address inputs.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

PINNING

A_0 to A_3	address inputs
\bar{E}	enable input (active LOW)
EL	latch enable input
O_0 to O_{15}	outputs (active HIGH)

- HEF4514BP(N): 24-lead DIL; plastic (SOT101-1)
 HEF4514BD(F): 24-lead DIL; ceramic (cerdip) (SOT94)
 HEF4514BT(D): 24-lead SO; plastic (SOT137-1)
 (): Package Designator North America

APPLICATION INFORMATION

Some examples of applications for the HEF4514B are:

- Digital multiplexing.
- Address decoding.
- Hexadecimal/BCD decoding.

FAMILY DATA, I_{DD} LIMITS category MSI

See Family Specifications

1-of-16 decoder/demultiplexer with input latches


HEF4514B
MSI

Fig.3 Logic diagram.




Fig.4 Logic diagram (one latch).

1-of-16 decoder/demultiplexer with input latches

HEF4514B
MSI

TRUTH TABLE

INPUTS					OUTPUTS															
\bar{E}	A_0	A_1	A_2	A_3	O_0	O_1	O_2	O_3	O_4	O_5	O_6	O_7	O_8	O_9	O_{10}	O_{11}	O_{12}	O_{13}	O_{14}	O_{15}
H	X	X	X	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	H	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	H	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L
L	H	H	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	H	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L
L	H	L	H	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L
L	L	H	H	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L
L	H	H	H	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L
L	L	L	L	H	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L
L	H	L	L	H	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L
L	L	H	L	H	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L
L	H	H	L	H	L	L	L	L	L	L	L	L	H	L	L	L	H	L	L	L
L	L	L	H	H	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L
L	H	L	H	H	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L
L	L	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L
L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L

Notes

- EL = HIGH; H = HIGH state (the more positive voltage);
L = LOW state (the less positive voltage); X = state is immaterial

AC CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	SYMBOL	TYP.	MAX.		TYPICAL EXTRAPOLATION FORMULA
Propagation delays A_n , EL \rightarrow O_n HIGH to LOW	5	t_{PHL}	260	520	ns	233 ns + (0,55 ns/pF) C_L
	10		95	190	ns	84 ns + (0,23 ns/pF) C_L
	15		65	130	ns	57 ns + (0,16 ns/pF) C_L
	5	t_{PLH}	270	550	ns	243 ns + (0,55 ns/pF) C_L
	10		95	190	ns	84 ns + (0,23 ns/pF) C_L
	15		65	130	ns	57 ns + (0,16 ns/pF) C_L
	5	t_{PHL}	175	350	ns	148 ns + (0,55 ns/pF) C_L
	10		65	130	ns	54 ns + (0,23 ns/pF) C_L
	15		45	90	ns	37 ns + (0,16 ns/pF) C_L
	5	t_{PLH}	200	400	ns	173 ns + (0,55 ns/pF) C_L
	10		70	140	ns	59 ns + (0,23 ns/pF) C_L
	15		50	100	ns	42 ns + (0,16 ns/pF) C_L

1-of-16 decoder/demultiplexer with input latches

HEF4514B
MSI**AC CHARACTERISTICS** $V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA
Output transition times HIGH to LOW	5	t_{THL}	90	180	ns	40 ns + (1,0 ns/pF) C_L
	10		35	65	ns	14 ns + (0,42 ns/pF) C_L
	15		25	50	ns	11 ns + (0,28 ns/pF) C_L
	LOW to HIGH	t_{TLH}	85	170	ns	35 ns + (1,0 ns/pF) C_L
			35	70	ns	14 ns + (0,42 ns/pF) C_L
			25	50	ns	11 ns + (0,28 ns/pF) C_L
Set-up time $A_n \rightarrow EL$	5	t_{su}	120	60	ns	see also waveforms Fig.5
	10		40	20	ns	
	15		30	15	ns	
Hold time $A_n \rightarrow EL$	5	t_{hold}	0	60	ns	
	10		0	20	ns	
	15		0	15	ns	
Minimum EL pulse width; HIGH	5	t_{WELH}	120	60	ns	
	10		40	20	ns	
	15		30	15	ns	

	V_{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5	$1100 f_i + \sum (f_o C_L) \times V_{DD}^2$	where
	10	$5500 f_i + \sum (f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$
	15	$16\,000 f_i + \sum (f_o C_L) \times V_{DD}^2$	$f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\sum (f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$

1-of-16 decoder/demultiplexer with input latches


HEF4514B
MSI

Fig.5 Waveforms showing minimum pulse width for EL, set-up and hold times for A_n to EL. Set-up and hold times are shown as positive values but may be specified as negative values.