

CMX655D Ultra Low Power Voice Codec

Provisional

D/655/6 May 2022

Features

- Digital microphone support
- High efficiency Class-D amplifier
- Ultra Low power consumption
- 16 bit audio data
- Supports conventional telephony and HD voice (300Hz 3.4kHz and 50Hz -7kHz bandwidths)
- Supports audio bandwidths up to 21kHz
- Supports 8/16/32/48 ksps sample rates
- Flexible serial audio interface
- SPI[™]/TWI control interface¹
- Small 24-lead VQFN Package

Applications

- Security alarm panels
- Glass break detection
- Intercom and access systems
- Mobile radio and accessories
- Wired telephony
- Voice controlled equipment



Figure 1 CMX655D Simplified Block Diagram

1 Brief Description

Traditionally audio codecs have interfaced to electret microphones and speakers providing A-to-D and D-to-A functions using precision oversampling data converters. Recent advances in microphone design using MEMS techniques are now changing this, along with higher efficiency speaker drivers such as Class-D topologies. Both of these advances enable significant reductions in power consumption which is needed to address new applications such as voice control, that require 'always-on' operation. Such applications are often battery powered, driving the need for minimal power consumption. The CMX655D addresses these needs providing an update to the traditional audio codec that is both very low power and small in size.

The CMX655D has a digital microphone interface that connects single or dual microphones to the device and the same parallel processing streams.

A 1-Watt mono Class-D amplifier drives differential audio outputs for a filterless speaker. A separate single-ended analogue lineout is also provided for a headphone. The Class-D amplifier features programmable filtering and digital gain control. This architecture operates with far higher efficiency than conventional speaker drivers.

The device interfaces via standard serial busses that are commonly found on many microcontrollers, DSPs and low cost radio transceivers.

¹ SPI[™] is a trademark of Motorola Inc.

^{© 2022} CML Microsystems Plc

	<u>Contents</u>	
Section		<u>Page</u>
1	Brief Description	
2	Block Diagram	
2.1	CMX655D	
3	Pin List	
3.1	CMX655D	-
4	External Components	
4.1	CMX655D	
4.1.1 4.1.2	Power Supply and Pin Decoupling SPI	
4.1.2	SP1 TWI	
4.1.4	Speaker and Microphone	
5	General Description	
5.1	Power Management	
5.1.1	External Supplies	
5.1.2	Regulated Supplies	13
5.2	Device Reset	
5.2.1	Power-On-Reset	-
5.2.2	Reset Pin	
5.3 5.3.1	Main Clock Clock Frequency	
5.3.2	Clock Generation	
5.3.3	PLL	
5.3.4	Low Power Oscillator	
5.3.5	Clock Control Registers	16
5.4	Microphone Interface	18
5.4.1	Digital Microphone Interface	
5.5	Class-D Amplifier	
5.5.1 5.5.2	Audio Outputs Overload Current Protection	
5.5.2 5.5.3	Thermal Protection	
5.5.4	Clipping Detection	
5.6	Audio Signal Processing	
5.6.1	Record Level Control	19
5.6.2	Noise Gate	19
5.6.3	Record Level Detection	
5.6.4	Playback Preamplifier Gain	
5.6.5	Playback Volume Control	
5.6.6 5.6.7	Automatic Level Control Digital Sidetone	
5.6.8	Voice Filters	
5.6.9	Channel Multiplexing	
5.6.10	Click-and-Pop Reduction	30
5.7	Control Interface	31
5.7.1	SPI Slave	
5.7.2	TWI Slave	
5.8 5.8.1	Serial Audio Interface I2S Mode	
5.8.2	Left-Justified Mode	
5.8.3	PCM Mode	
5.8.4	Audio Companding	
5.8.5	Serial Audio Interface Registers	
5.9	Interrupt Status and IRQN Pin	
5.9.1	Interrupt Registers	
5.10	System Control	
5.10.1 E 11	System Control Registers	
5.11	Register Address Map	
6 6.1	Application Notes	
6.1 6.1.1	Programming Examples Start-up	
0.1.1	Start up	43

 $\ensuremath{\textcircled{}^{\odot}}$ 2022 CML Microsystems Plc

6.1.2	Configuration	.44
6.1.3	Enable Audio Channels	.45
6.1.4	Shutdown	.45
7	Performance Specification	. 47
7.1	Electrical Performance	.47
7.1.1	Absolute Maximum Ratings	.47
7.1.2	Operating Limits	.47
7.1.3	Operating Characteristics	.48
7.2	Typical Performance Characteristics	.55
7.2.1	THD+N vs. Level performance	.55
7.2.2	THD+N vs. Frequency performance	.58
7.2.3	Class D Amplifier Efficiency	.60
7.2.4	Filter Performance Speaker Channel	.61
7.2.5	Filter Performance Microphone Channel	.63
7.3	Packaging	.65
7.3.1	CMX655D	

Table

Page

Page

Table 1	CMX655D Pin List by Number	6
Table 2	CMX655D Pin List by Number CMX655D Pin List by Group	7
Table 3	CMX655D Component Values	9
Table 4	CMX655D SPI Component Value	10
Tabla 5	CMX655D TW/L Component Values	11
Table 6	External Supply Voltages	13
Table /	Supply and POR Threshold Voltages	13
Table 8	CMX655D Slave Addresses	32
Table 9	Register Address Map	41
Table 10) SPI Timing Parameter Values	51
Table 11	. TWI Standard Mode Timing Parameters	52
Table 12	2 TWI Fast Mode Timing Parameters	53
Table 13	3 TWI Pull-up Resistors and Bus Capacitance	53
Table 14	SAI Timing Parameters	54
	Digital Microphone Timing Parameters	

<u>Figure</u>

Figure 3 CMX655D Pin Arrangement Figure 4 CMX655D Power Supply and Pin Decoupling9 Figure 16 Audio signal processing block diagram with preamp block highlighted23 Figure 18 Audio signal processing block diagram with ALC block highlighted25

		~ ~
	6 SPI Read Transfer	
0	7 SPI N-Byte Write Transfer	
	8 SPI N-Byte Read Transfer	
	9 TWI Write Transfer	
0	0 TWI Read Transfer Address Phase	
	1 TWI Read Transfer Data Phase	
	2 TWI Interrupt Status Register Read Transfer	
0	3 TWI N-Byte Write Transfer	
-	4 TWI N-Byte Read Transfer	
	5 I2S Mode Data Transfer	
	6 Left-Justified Mode Data Transfer	
	7 PCM Mode Dual-channel Data Transfer	
	8 PCM Mode Single-channel Data Transfer	
	9 PCM Slave Mode Dual-channel Companded Data Transfer	
Figure 40	OSPI Timing Diagram	51
Figure 42	1 TWI Timing Diagram	52
	2 SAI Timing Diagram	
	3 Digital Microphone Timing Diagram	
Figure 44	4 Class D amplifier THD+N vs. Level 48ksps	55
	5 Class D amplifier THD+N vs. Level 32ksps	
Figure 46	6 Class D amplifier THD+N vs. Level 16ksps	56
Figure 47	7 Class D amplifier THD+N vs. Level 8ksps	56
Figure 48	8 Line out amplifier THD+N vs. Level 48/32/16/8ksps	57
Figure 49	9 Class D amplifier THD+N vs. Frequency 48ksps	58
Figure 50	0 Class D amplifier THD+N vs. Frequency 32ksps	58
	1 Class D amplifier THD+N vs. Frequency 16ksps	
Figure 52	2 Class D amplifier THD+N vs. Frequency 8ksps	59
	3 Line out amplifier THD+N vs. Frequency 48/32/16/8ksps	
Figure 54	4 Class D amplifier efficiency 4Ω	60
Figure 5	5 Class D Amplifier Efficiency 8Ω	61
Figure 56	6 Low Pass Filter Response Speaker Channel	61
Figure 57	7 High Pass Filter Response Speaker Channel	62
Figure 58	8 Low Pass Filter response Microphone Channels	63
Figure 59	9 High Pass Filter Response Microphone Channels	64
	0 VQFN-24 Mechanical Outline (Q6)	

<u>History</u>

Version	Changes	Date
1	Document title changed to "CMX655D/CMX655A Ultra Low-Power Codec" Section 7.2 – Typical Performance Characteristics graphs added Section 5.6.7 – Automatic Level Control: description and associated register tables "greyed out" pending further revision	8 th August 2018
2	Revised performance figures	3 rd September 2018
3	First public release	19 th October 2018
4	All references to CMX655A removed	22 nd October 2019
5	Section 6.1.1: App Notes – Start-up programming example revised to achieve lowest power consumption. Section 7.1.3.1: Revised typical current consumption to 260µA when using RCLK mode.	1 st October 2020
6	Section 4.1.1 – Power Supply and Pin Decoupling: C6 and C7 added to Figure 4 and Table 3 Global Change of pin 4 name from VDD_A to DEC_1V2 Section 6 Application Notes – revised and expanded information on programming examples	5 th May 2022

This is Provisional Information; changes and additions may be made to this specification. Parameters marked TBD or left blank will be included in later issues. Items that are highlighted or greyed out should be ignored. These will be clarified in later issues of this document.

2 Block Diagram

2.1 CMX655D



Figure 2 CMX655D Block Diagram

© 2022 CML Microsystems Plc

3 Pin List

3.1 CMX655D

Table 1 CMX655D Pin List by Number

Number	Name	Туре	Function		
1	AOUTN	AO	Class-D Amplifier Output Negative		
2	VDD_PA	VDD	Class-D Supply: 2.7-3.6V (high current)		
3	LOUT	AO	Lineout		
4	DEC_1V2	VDD	1.2V Regulator Decouple		
5	BIAS	AO	Bias Current Resistor		
6	NC1	NC	No Connection		
7	VDD_AD1	VDD	Analogue/Digital Supply 2.7-3.6V (1.75-3.6V if VDD_PA unused)		
8	VDD_AD2	VDD	Analogue/Digital Supply 2.7-3.6V (1.75-3.6V if VDD_PA unused)		
9	RSTN	DI	Active Low Reset		
10	MICCLK	DO	Digital Microphone Clock Output		
11	MICDI	DI	Digital Microphone Data Input		
12	RCLK	DI	PLL Reference/Main clock		
13	LRCLK/FS	DIO	Left-Right Clock/PCM Frame Sync/PLL Reference		
14	SDI	DI	Serial Audio Data Input		
15	SDO	DO	Serial Audio Data Output		
16	BCLK	DIO	Serial Audio Data Clock		
17	SPIS	DI	SPI Select: 0=TWI, 1=SPI		
18	IRQN	DO	Active Low Interrupt. Open-drain – connect to VDD_AD via pull up		
19	SCLK/SCL	DI	SPI SCLK/TWI SCL		
20	MISO/SDA	DIO	SPI MISO/TWI SDA		
21	MOSI/A1	DI	SPI MOSI/TWI A1		
22	CSN/A0	DI	SPI CSN/TWI AO		
23	AOUTP	AO	Class-D Amplifier Output Positive		
24	VSS_PA	GND	Class-D Ground		
PADDLE	DGND	GND	Digital and Analogue Ground		
AIO	Analogue Input / C	utput	DIO Digital Input / Output		
AI	Analogue Input		DI Digital Input		
AO	Analogue Output		DO Digital Output		
NC	Not Connected		VDD Supply		
GND	Ground				

 $\ensuremath{\textcircled{}^{\circ}}$ 2022 CML Microsystems Plc

Table 2 CMX655D Pin List by Group

Number	Name	Туре	Function		
Power					
2	VDD_PA	VDD	Class-D Supply: 2.7-3.6V (high current)		
4	DEC_1V2	VDD	1.2V Analogue Regulator Decouple		
7	VDD_AD1	VDD	Analogue/Digital Supply 2.7-3.6V (1.75-3.6V if VDD_PA unused)		
8	VDD_AD2	VDD	Analogue/Digital Supply 2.7-3.6V (1.75-3.6V if VDD_PA unused)		
24	VSS_PA	GND	Class-D Ground		
PADDLE	DGND	GND	Digital and Analogue Ground		
Referen	ce and Bias				
5	BIAS	AI	Bias Current Resistor		
Class-D	Amplifier Outputs				
1	AOUTN	AO	Class-D Amplifier Output Negative		
3	LOUT	AO	Lineout		
23	AOUTP	AO	Class-D Amplifier Output Positive		
Microph	one Interface				
10	MICCLK	DO	Digital Microphone Clock Output		
11	MICDI	DI	Digital Microphone Data Input		
General	System & Control				
9	RSTN	DI	Active Low Reset		
12	RCLK	DI	PLL Reference/Main clock		
18	IRQN	DO	Active Low Interrupt. Open-drain - connect to VDD_AD via pull-up		
Control	nterface				
17	SPIS	DI	SPI Select: 0=TWI, 1=SPI		
19	SCLK/SCL	DI	SPI SCLK/TWI SCL		
20	MISO/SDA	DIO	SPI MISO/TWI SDA		
21	MOSI/A1	DI	SPI MOSI/TWI A1		
22	CSN/A0	DI	SPI CSN/TWI A0		
Serial Au	idio Interface				
13	LRCLK/FS	DIO	Left-Right Clock/PCM Frame Sync/PLL Reference		
14	SDI	DI	Serial Audio Data Input		
15	SDO	DO	Serial Audio Data Output		
16	BCLK	DIO	Serial Audio Data Clock		
0	Analogue Input / Ou	itout	DIO Digital Input / Output		
0	Analogue Input / Ot Analogue Input	ilput	DI Digital Input		
)	Analogue Output		DO Digital Output		
	Not Connected		VDD Supply		
ND	Ground				



Figure 3 CMX655D Pin Arrangement

© 2022 CML Microsystems Plc

4 External Components

4.1 CMX655D

4.1.1 Power Supply and Pin Decoupling

The CMX655D has two supply pins, VDD_AD and VDD_PA, which should be connected to the same nominal supply voltage of 3V. If the Class-D amplifier is not required, VDD_PA may be disconnected from the supply and connected to ground allowing VDD_AD to operate from a minimum supply voltage of 1.75V.





Table 3 CMX655D Component Values

C1	100nF
C2	100pF
C3	10nF
C4	10nF
C5	10pF
C6	10µF
C7	10µF
R1	60kΩ

Capacitors \pm 5%, Resistors \pm 1%

4.1.2 SPI





Table 4	CMX655D	SPI	Component Value
---------	---------	-----	-----------------

R2	10kΩ
R3	47kΩ

Resistors $\pm 1\%$

4.1.3 TWI





Table 5 CMX655D TWI Component Values

R3	47kΩ
R4	Rp
R5	Rp

Resistors ±1%

The value of R_p is given in Table 13.

4.1.4 Speaker and Microphone



Figure 7 CMX655D Speaker and Microphone Connections

© 2022 CML Microsystems Plc

5 General Description

5.1 Power Management

5.1.1 External Supplies

The external unregulated supplies required by the CMX655D are VDD_AD connected to the VDD_AD pin and VDD_PA connected to the VDD PA1 pin. The exposed paddle on the underside of the package is the digital and analogue ground.

VDD_PA solely powers the Class-D power-amplifier output stage that drives the AOUTN and AOUTP pins. VDD_AD powers the Class-D lineout output stage and the remaining analogue and digital circuits.

When the CMX655D Class-D power-amplifier is in use, the VDD_PA and VDD_AD supplies must operate at the same voltage between 2.7-3.6V. If the CMX655D Class-D power-amplifier is not required, the VDD_PA supply may be connected to analogue ground and the VDD_AD supply may operate between 2.7V-3.6V. If both the Class-D power-amplifier and lineout are not required, the VDD_AD supply may operate between 1.75-3.6V, see Table 10 below.

Table 6 External Supply Voltages

Class-D PA In Use	Class-D Lineout In Use	VDD_AD	VDD_PA
Yes	Yes	2.7 to 3.6V	Same as VDD_AD
Yes	No	2.7 to 3.6V	Same as VDD_AD
No	Yes	2.7 to 3.6V	Not Required
No	No	1.75 to 3.6V	Not Required

5.1.2 Regulated Supplies

The CMX655D contains integrated voltage regulators powered from VDD_AD that generate 1.2V regulated supply rails for the digital (VDD_D) and analogue (VDD_A) circuits in the device. The regulated analogue supply rail is externally decoupled via the DEC_1V2 pin.

5.2 Device Reset

The CMX655D device reset is activated by the integrated power-on-reset (POR) generator on the VDD_D voltage domain and the active low reset pin RSTN. While reset is in progress, the CMX655D SPI/TWI interface must remain in its idle state, without being accessed.

5.2.1 Power-On-Reset

The CMX655D POR voltage thresholds are listed in Table 7.

Table 7	Supply	and POR	Threshold	Voltages

Supply	Nominal Voltage (V)	POR Voltage (V)
VDD_A	1.2	0.93
VDD_D	1.2	0.93

The reset signal produced by each POR generator is asserted within 1μ s of the power-on-reset threshold voltage being exceeded.

Once the VDD_D power-on-reset threshold voltage has been exceeded the device will be released from reset and this will occur within 10μ s of the VDD_AD supply reaching 1.75V.

5.2.2 Reset Pin

The CMX655D may be reset while the device remains powered-up by externally driving the RSTN pin low to DGND. A reset duration of 1µs minimum is recommended.

^{© 2022} CML Microsystems Plc

5.3 Main Clock

The control registers and functions associated with the audio signal processing, the Class-D amplifier, the microphone channels and the Serial Audio Interface require the main clock to be active before they may be modified.

Note: After device reset, the first main clock source selected must always be the low power oscillator (LPOSC), and the main clock must then be started. The main clock source configuration may be subsequently changed.

5.3.1 Clock Frequency

The CMX655D is designed to operate with a main internal clock frequency of 24.576MHz.

5.3.2 Clock Generation

From reset, the device is in its lowest power state with the main clock (CLK) internally deactivated. The main clock must first be configured and activated before attempting to access and control other device functions however, device registers can be accessed via the SPI/TWI Control Interface while the main clock is not active.

The required main clock frequency of 24.576MHz may be directly applied to the CMX655D via the RCLK pin. If the exact main clock frequency cannot be supplied by the external system, the CMX655D integer-N PLL may be configured and enabled to generate the required main clock from either RCLK or the serial audio interface sample rate clock LRCLK/FS external signals, as shown in Figure 8.



Figure 8 Main Clock Generation

The LRCLK/FS signal may only be selected as the PLL reference clock if the CMX655D Serial Audio Interface operates as a slave. In this operating mode, LRCLK/FS is generated by the external master and is an input to the CMX655D and the RCLK input is unused and may be tied low or high as appropriate.

If the CMX655D Serial Audio Interface (SAI) operates as the slave, the CMX655D main clock must be synchronous to LRCLK/FS to avoid audio sample slippage due to clock drift between the CMX655D internal sample rate (derived from the main clock) and the external sample rate indicated on LRCLK/FS and generated by the SAI master. If LRCLK/FS is not used as the PLL reference clock to derive the main clock when the CMX655D SAI operates as the slave, then the external system should ensure that LRCLK/FS is synchronous with respect to RCLK.

The CLKCTRL, RDIVHI, RDIVLO, NDIVHI, NDIVLO and PLLCTRL register settings should first be configured prior to activating the main clock.

Prior to activating the main clock, the IRQN pin may be configured to indicate when the main clock has successfully started by setting the CLKRDY bit in the **ISM** register. The main clock is activated by writing \$01 (Clock Start command) to the **COMMAND** register. The CLKRDY bit in the **ISR** register is set when the clock goes ready. This bit is cleared on reading the **ISR** register. It is not possible to modify the **CLKCTRL** register after the main clock is activated. The **RDIVHI**, **RDIVLO**, **NDIVHI**, **NDIVLO** and **PLLCTRL** registers should not be modified if the main clock is active and generated by the PLL.

To return the device to its lowest power state, the **SYSCTRL** register should first be cleared after which the main clock may be deactivated by writing \$00 (Clock Stop command) to the **COMMAND** register. The main clock will stop within four main clock cycles after the Clock Stop command has been transferred. If the main clock is derived from the PLL clock at the time the main clock is deactivated, the external clock source used for the PLL reference (i.e. RCLK or LRCLK/FS) must only be disabled at least four REFCLK cycles after the Clock Stop command has been transferred.

After the main clock has stopped, the Microphone Interface, Class-D Amplifier, Audio Signal Processing and Serial Audio Interface are held in reset until the main clock is next restarted.

The CMX655D low-power oscillator, LPOSC, generates a nominal 24.576MHz clock. The LPOSC allows the CMX655D to perform record level detection without an external clock supplied to the device. When the LPOSC is used as the main clock source, the SAI and Class-D amplifier must be disabled because the LPOSC frequency is too low and not sufficiently accurate to support these functions. If the detected microphone audio level exceeds a programmable threshold an associated interrupt may be indicated on the IRQN pin. The interrupt may be used to wake-up a sleeping external controller that subsequently re-enables the external clock source (i.e. RCLK or LRCLK/FS) and places the CMX655D back into a fully featured operating mode that makes use of the active external clock to derive the main clock.

5.3.3 PLL

The basic integer-N PLL block diagram is shown in Figure 9.





The REFCLK is taken from RCLK (i.e. a common crystal oscillator frequency) or the sample rate clock input on LRCLK/FS (i.e. 8/16/32/48kHz). The frequency range of REFCLK is 8kHz–20MHz. The PLL is fully integrated within the CMX655D so there is no requirement for any external loop filter components. The PLL loop filter is shown in Figure 10.



Figure 10 PLL Loop Filter

C1 is 54pF, C2 is 5.4pF and R is adjustable via bits 7-4 of the register PLLCTRL.

^{© 2022} CML Microsystems Plc

5.3.4 Low Power Oscillator

The LPOSC generates a nominal 24.576MHz clock. When the LPOSC is selected as the main clock source, the VCO operates as an open-loop ring oscillator and the remaining PLL components are disabled. The LPOSC supports record level detection without the requirement of an external clock source to be applied to the CMX655D.

5.3.5 Clock Control Registers

5.3.5.1 CLKCTRL (\$03)

Clock Control (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0		
0	S	R	PLLREF	PLLSEL	CLKSE	EL .	PREDIV		
SR	Sample	Rate (f₅)							
0	8ksps	8ksps							
1	16ksps								
2	32ksps	32ksps							
3	48ksps	48ksps							
PLLREF	PLL Refe	erence Clock	Source						
0	DIVCLK								
1	LRCLK/F	S - requires C	CMX655D Serial A	Audio Interfa	ice to operate	as a slave			
PLLSEL	PLL Sele	ct							
0		op VCO (LPO	SC)						
1	Closed-l		/						
CLKSEL		Clock Selection							
0	Select D								
1	Select V	Select VCOCLK							
PREDIV	Pre-divi	der							
0	Divide b								
1	Divide b								
2-3	Divide b	y 4							
RDIVHI (\$04)									
R-Divider Hig	h Byte (R/W)								
Reset Value:	\$00								
7	6	5	4	3	2	1	0		
	0		-		 RDIV[12:8]	_	-		
RDIVLO (\$05) R-Divider Low Reset Value:	v Byte (R/W)								
7	6	5	4	3	2	1	0		
			RDIV	[7:0]					
000//40.01	Divide V 1	_							
RDIV[12:0]	Divide Valu								
0 1-8191	Divide by 82 Divide by 1-								
1-0131	Divide by 1-	0131							

5.3.5.2

5.3.5.3

5.3.5.4 NDIVHI (\$06)

N-Divider High Byte (R/W) Reset Value: \$00

7
NDIVLO (\$0 N-Divider Lo Reset Value
7
NDIV[12:0 0 1-8191
PLLCTRL (\$0 PLL Control Reset Value
7
R I 0 2 1 2 3 2 4 2 5 2 6 2 7 2 8 2 9 2 10 2 11 8 12 2 13 2 14 2 15 3
CPI 0 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 8 0 9 0 10 1 12 2

5.4 Microphone Interface

5.4.1 Digital Microphone Interface

The CMX655D drives the MICCLK pin which connects to the external microphone(s) clock input and receives a PDM bitstream on MICDI from the microphone(s) data output. Digital MEMS microphones are configured to output the PDM bitstream for either positive or negative clock edge operation, with the data-line going high-impedance for the inactive clock edge. This allows two microphones to share a common clock and data line when configured to operate on opposite clock edges to support 2-channel audio. The CMX655D samples left channel data on the falling edge of MICCLK and right channel data on the rising edge of MICCLK as shown in Figure 11.



Figure 11 CMX655D Digital Microphone Interface

The CMX655D drives MICCLK with a 50% duty cycle at a frequency of f_{MICCLK} . If the sample rate is 48ksps, then f_{MICCLK} = 3.072MHz. For the remaining sample rates of 8/16/32ksps, f_{MICCLK} = 2.048MHz.

5.5 Class-D Amplifier

5.5.1 Audio Outputs

The CMX655D Class-D amplifier provides differential power outputs (AOUTP, AOUTN) for driving a speaker with 4Ω - 8Ω impedance and a single-ended lineout (LOUT) for driving a minimum load impedance of $18k\Omega$ in parallel with 120 pF.

Class-D Power Amplifier specifications are provided for 4 ohm and 8 ohm loads. The amplifier also operates with other load impedances ranging from below 4 ohms to infinite ohms (open circuit). Performance with load impedance other than 4 ohms and 8 ohms may be different than is specified for 4 ohm and 8 ohm loads. Generally, as load impedance decreases, amplifier output power increases and power efficiency decreases. Maximum speaker driver current limiting and optionally enabled thermal protection can limit the minimum load impedance and output level for load impedance less than 4 ohms.

5.5.2 Overload Current Protection

The CMX655D differential power outputs of the Class-D amplifier are protected against overload current conditions with an automatic shut-off protection circuit. Overload current protection is enabled when the **SYSCTRL** register PAMP bit is set to 1. The overload current condition may be configured to signal an interrupt via the IRQN pin as described in section 5.9.

5.5.3 Thermal Protection

The CMX655D includes an integrated thermal detection circuit which automatically powers-down the Class-D amplifier differential power outputs when the device temperature reaches a critical level. Thermal protection is enabled when the **SYSCTRL** register PAMP bit is set to 1. The thermal protection event may be configured to signal an interrupt via the IRQN pin as described in section 5.9.

5.5.4 Clipping Detection

A clipping detection circuit within the CMX655D Class-D amplifier monitors if the differential power output stage is in saturation and distorting the playback signal. The clipping detection circuit is enabled when the **SYSCTRL** register PAMP bit is set to 1. The clipping detection interrupt generation is enabled using the **ISE** register. The clipping detection circuit may be configured to signal an interrupt via the IRQN pin as described in section 5.9.

5.6 Audio Signal Processing

5.6.1 Record Level Control



Figure 12 Audio signal processing block diagram with gain level block highlighted

The record levels of the left and right channels are controlled by the gain settings in the **LEVEL** register. The gain applied to each channel may be independently set from -12dB to +3dB in 1dB steps.

5.6.1.1 Record Level Control Register

LEVEL (\$0F)

Record Level (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0
GL					G	iR	

GL Gain Left channel

0-15 -12dB to +3dB (+1dB steps)

GR Gain Right channel

0-15 -12dB to +3dB (+1dB steps)

5.6.2 Noise Gate



Figure 13 Audio signal processing block diagram with Noise Gate block highlighted

© 2022 CML Microsystems Plc

The noise gate function is designed to attenuate low-level record signals that fall below a pre-programmed noise threshold. Noise gating is implemented using downward expansion such that the output signal level is attenuated in proportion to the degree in which the peak input signal level is below the expansion threshold. Downward expansion results in a soft noise gating response due to the gradual attenuation applied to the input signal. The input-to-output signal level ratio below the threshold may be programmed as 1:2, 1:3 or 1:4. The noise gate is controlled by the **NGCTRL** register. The ideal expansion attenuation A_{EXP} (dB) when the input signal (dBFS) is below the expansion threshold (dBFS) for a given an expansion ratio of 1:E is:

However, it should be noted that A_{EXP} is only controlled using 1dB of resolution and that the maximum attenuation applied by the noise gate is limited to 31dB. Figure 14 shows the ideal noise gate response for these ratios with the threshold set to -50dBFS. The 1:1 ratio is effective when the noise gate is disabled.



Figure 14 Noise Gate Response

When enabled, the noise gate function operates independently on the left and right record channel. The noise gate response time is programmed using the **NGTIME** register. The release time determines how long it would take for the noise gate to apply 12dB of downwards expansion when the input signal falls below the threshold. The attack time determines how long it would take the noise gate to remove 12dB of downwards expansion once the signal rises back above the threshold. The release and attack times therefore determine the rate at which expansion is applied and removed. The attenuation applied to the left and right record channel may be read from **NGLSTAT** and **NGRSTAT** registers respectively.

5.6.2.1 Noise Gate Registers

NGCTRL (\$1C)

Noise Gate Control (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0
EN	RA	TIO			THRESH		
EN 0 1	Enable Noise Gate o Noise Gate e	disabled (1:1 r enabled	ratio)				

RATIO	Input-to-output signal level ratio below Threshold when Noise Gate enabled
0	1:2
1	1:3
2-3	1:4

2-3	1.4

THRESH 0-31

Threshold -63dBFS to -32dBFS (+1dB steps)

NGTIME (\$1D)

Noise Gate Time (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0
0		ATTACK				RELEASE	
АТТАСК	Attack T	īme (ms)					
)	1.5						
L	3						
2	4.5						
3	6						
1	12						
5	24						
5	48						
7	96						
RELEASE	Release	Time (s)					
)	0.06						
L	0.12						
2	0.24						
3	0.48						
Ļ	0.96						
5	1.92						

NGLSTAT (\$1E)

6

7

Noise Gate Left Channel Status (R) Reset Value: \$00

3.84

7.68

7	6	5	4	3	2	1	0
	0		ATTEN				

ATTEN	Attenuation			
0-31	0dB to +31d			

OdB to +31dB (+1dB steps)

NGRSTAT (\$1F)

Noise Gate Right Channel Status (R) Reset Value: \$00

7	6	5	4	3	2	1	0
0			ATTEN				

ATTEN	Attenuation
0-31	OdB to +31dB (+1dB steps)

5.6.3 Record Level Detection



Figure 15 Audio signal processing block diagram with Level Detect block highlighted

The record level detection function continuously monitors the record signal level and can be configured to trigger an interrupt when the record signal level exceeds a pre-programmed detection threshold. This feature is useful in low-power listening mode applications, such as a voice activated switch (VOX), where the CMX655D record level interrupt signal is used to wake-up a sleeping external host. The record level detection function interrupt enable bits are set in the **ISM** register and the record level detection thresholds for the left and right channels are independently set by the **LDCTRL** and **RDCTRL** registers respectively.

Each of left and right level detectors operates in a one-shot manner; a detector is automatically disabled when triggered and cannot be enabled again until its corresponding MICL or MICR bit in the **ISR** is cleared by a read of the **ISR** register.

5.6.3.1 Record Level Detection Registers

LDCTRL (\$0D)

Left Channel Detection Control (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0			
LEN				LTHRESH						
LEN	Left	Channel Det	ection Enable							
0	Disat	Disable left channel interrupt detection.								
1			el interrupt de							
			ally cleared to				bit is equival			
	state	is always th	e same as tha	t of the MICL	ISE register b	oit.				
LTHRESH			ection Thresh	•••						
0-89			S (+1dB steps)							
90-127	-1dB	FS								
RDCTRL (\$0E)										
Right Channe		`ontrol (R/W)							
Reset Value: S			,							
	,									
7	6	5	4	3	2	1	0			
REN				RTHRESH						
REN	Right	Channel De	tection Enabl	е						
D	Disat	ole right char	nnel interrupt	detection.						
1	Enab	le right chan	nel interrupt o	detection.						
	REN	is automatic	ally cleared to	0 if the ISR N	/ICR bit is set	to 1. The RE	N bit is equiva			

state is always the same as that of the MICR ISE register bit.

RTHRESH	Right Channel Detection Threshold			
0-89	-90dBFS to -1dBFS (+1dB steps)			
90-127	-1dBFS			

5.6.4 Playback Preamplifier Gain



Figure 16 Audio signal processing block diagram with preamp block highlighted

The **PREAMP** register sets the playback preamplifier gain to 1/2/4/8 (approximately 0/6/12/18dB).

5.6.4.1 Playback Preamplifier Gain Register

PREAMP (\$29)

Playback Preamp Gain (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0	
0							PRE	
		с. с.:						

PRE	Pre-amplifier Gain
0	1 (OdB)
1	2 (6dB)
2	4 (12dB)
3	8 (18dB)

5.6.5 Playback Volume Control



Figure 17 Audio signal processing block diagram with the volume block highlighted

The VOLUME register sets the playback amplifier gain between 0dB and -90dB in 1dB steps.

5.6.5.1 Playback Volume Register

VOLUME (\$2A)

0

1

Playback Volume (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0
SMOOTH				VOL			

SMOOTH Volume Smoothing

Volume smoothing disabled - the VOL setting is applied immediately Volume smoothing enabled - the VOL setting is applied gradually using intermediate gain steps near zero-crossings or after a 5ms timeout if no zero-crossing is detected

VOL	Volume Gain Setting
0	Mute
1-91	-90dB to 0dB (+1dB steps)
92-127	OdB

The generation of the VOL interrupt status bit in the **ISR** bit register is enabled by setting the VOL interrupt enable bit in the **ISE** register. The VOL **ISR** bit indicates that volume gain adjustment has completed, which occurs 32 sample periods after the applied volume gain equals the volume gain setting. To avoid the immediate generation of a VOL interrupt, the VOL **ISE** bit should only be set following a change in the volume gain setting.

To reduce click-and-pop artefacts, it is recommended to mute the volume and wait for volume gain adjustment completion before clearing the PAMP bit in the **SYSCTRL** register when disabling the Class-D power amplifier.

5.6.6 Automatic Level Control



Figure 18 Audio signal processing block diagram with ALC block highlighted

The ALC function is designed to enhance low-level playback signals by reducing the dynamic range of the output signal with respect to the input signal. The ALC is implemented using downward compression such that the output signal level is attenuated in proportion to the degree in which the peak input signal level is above the compression threshold. The ALC is controlled using the **ALCCTRL** register where the input-to-output signal level ratio above the compression threshold may be programmed as 1.5:1, 2:1, 4:1 or ∞ :1. The ideal compression attenuation A_{COM} (dB) when the input signal (dBFS) is above the compression threshold (dBFS) for a given a compression ratio of C:1 is:

 $A_{COM} = (C-1)^{*}(Input - Threshold)/C$

However, it should be noted that A_{COM} is only controlled using 1dB of resolution. Figure 19 shows the ideal ALC response for these ratios with the threshold set to -30dBFS. The 1:1 ratio is effective when the ALC is disabled.



Figure 19 ALC Response

The ALC response time is programmed using the **ALCTIME** register. The attack time determines how long it would take the ALC to apply 12dB of downwards compression when the input signal rises above the threshold. The release time determines how long it would take the ALC to remove 12dB of downwards compression once the signal falls back below the threshold. The attack and release times therefore determine the rate at which compression is applied and removed.

To make-up for lost gain due to the downwards compression, up to 12dB of make-up gain is selectable using the ALCGAIN register. The make-up gain is applied regardless of whether the ALC is enabled. The compression attenuation applied by the ALC excluding the make-up gain may be read from the ALCSTAT register.

5.6.6.1 ALC Registers

ALCCTRL (\$2B)

ALC Control (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0
EN	RA	TIO			THRESH		

0 ALC disabled (1:1 ratio) 1

ALC enabled

1.5:1
2:1
4:1
∞:1

THRESH Threshold

-31dBFS to OdBFS (+1dB steps) 0-31

ALCTIME (\$2C)

ALC Time (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0				
0		ATTACK			ATTACK 0		0	RELEASE			
A TT A CV	A	(
ATTACK	Attack Tin	ne (ms)									
0	1.5										
1	3										
2	4.5										
3	6										
4	12										
5	24										
6	48										
7	96										
RELEASE	Release Ti	me (s)									
0	0.06										
1	0.12										
2	0.24										
3	0.48										
4	0.96										
5	1.92										
6	3.84										
7	7.68										

ALCGAIN (\$2D)

ALC Make-up Gain (R/W)

Reset	Value:	\$00

7	6	5	4	3	2	1	0
0					GAI	Ν	
GAIN	Make-u	Make-up Gain					
0-12	0dB-12	OdB-12dB (+1dB steps)					
13-15	12dB						
ALCSTAT (\$21							
ALC Status (R	.)						
ALCSTAT (\$21 ALC Status (R Reset Value:) 7	.)	5	4	3	2	1	0

ATTENALC Attenuation0-310dB to +31dB (+1dB steps)

5.6.7 Digital Sidetone



Figure 20 Audio signal processing block diagram with the Digital Side Tone path and block highlighted

Digital sidetone feeds a proportion of the microphone signal back into the playback signal path to provide audible feedback to the speaking user. The sidetone level and input source are controlled by the **DST** register which provides programmable signal attenuation of -62dB to 0dB in +2dB steps.

5.6.7.1 Digital Sidetone Register

DST (\$2F)

Digital Sidetone Control (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0	
EN	EN DSTS			DSTG				
EN	EN Digital Sidetone Enable							
0	Sidetone disabled (muted)							
1	Sidetone enabled							

DSTS Digital Sidetone Source

- 0 Left microphone signal
- 1 Right microphone signal
- 2-3 Mean of left and right microphone signals

DSTG Digital Sidetone Gain

0 to 31 -62dB to 0dB (+2dB steps)

5.6.8 Voice Filters



Figure 21 Audio signal processing block diagram with Voice Filter blocks highlighted

The voice filters provide narrow audio band filtering and may be optionally enabled as required.

5.6.8.1 Low Pass Filter

The low pass IIR filter has a 4th-order Butterworth response with a passband -3dB point of 0.4375 x f_s (i.e. 3500/7000/14000/21000Hz @ 8/16/32/48ksps). The low pass filter for the record and playback channels is enabled by the LPFEN bit in the **RVF** and **PVF** registers respectively. The frequency response of the low pass filter is shown in Figure 22.



Figure 22 Low Pass Filter Frequency Response

5.6.8.2 DC Blocking Filter

The DC blocking filter provides 90dB of DC attenuation. The DC blocking filter for the record and playback channels is enabled by the DCBEN bit in the **RVF** and **PVF** registers respectively.

5.6.8.3 High Pass Filter

The high pass IIR filter has a 4th-order Butterworth response with three selectable -3dB points to accommodate different applications and may be optionally disabled. The high pass filter for the record and playback channels is controlled by the HPSEL bits in the **RVF** and **PVF** registers respectively. The frequency response of the high pass filters are shown in Figure 23.



Figure 23 High Pass Filter Frequency Response

5.6.8.4 Voice Filters Registers

RVF (\$0C)

Record Voice Filters (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0	
	0			LPFEN	DCBEN	HPSEL		
LPFEN	Record Low Pass Filter Enable							
)	Low pass f	Low pass filter disabled						
1	Low pass f	filter enabled						
DCBEN	Record DC	Blocking Filt	er Enable					
0		ng filter disabl						
1	DC blockir	DC blocking filter enabled						
HPSEL	Record Hi	gh Pass Filter	Select					
0	High pass	- filter disabled						
1	High pass	filter with a -3	BdB point of 0.	003125 x f _s (e.g3dB point	of 50Hz @ 16	ksps)	
2	High pass	filter with a -3	dB point of 0.	01875 x f _s (e	.g3dB point (of 300Hz @ 16	ksps)	
3	High pass	filter with a -3	dB point of 0.	0375 x f _s (e.g	3dB point of	f 300Hz @ 8ks	os)	
	0,							
PVF (\$28)								
Playback Voic	e Filters (R/W	/)						
Reset Value: \$	500							
7	6	5	4	3	2	1	0	

© 2022 CML Microsystems Plc

0

LPFEN

DCBEN

HPSEL

LPFEN	Playback Low Pass Filter Enable
0	Low pass filter disabled
1	Low pass filter enabled
DCBEN	Playback DC Blocking Filter Enable
0	DC blocking filter disabled
1	DC blocking filter enabled
HPSEL	Playback High Pass Filter Select
0	High pass filter disabled
1	High pass filter with a -3dB point of 0.003125 x fs (e.g3dB point of 50Hz @ 16ksps)
2	High pass filter with a -3dB point of 0.01875 x f_s (e.g3dB point of 300Hz @ 16ksps)
3	High pass filter with a -3dB point of 0.0375 x fs (e.g3dB point of 300Hz @ 8ksps)

5.6.9 Channel Multiplexing



Figure 24 Audio signal processing block diagram with Mic Mux and Amp Mux block highlighted

The left and right microphone output channels may be interchanged or duplicated by appropriately setting the MIC control bits in the **SAIMUX** register defined in section 5.8.5. The interchange and duplication of channels requires both microphone channels to be enabled.

The mono amplifier input channel may be selected from the left input or the right input or the mean of the left and right inputs by appropriately setting the AMP control bits in the **SAIMUX** register.

5.6.10 Click-and-Pop Reduction

The CMX655D provides a soft mute function that generates low-level background noise when the playback volume is muted which potentially reduces audible click-and-pop artefacts.

5.6.10.1 Click-and-Pop Reduction Register

CPR (\$30)

Click-and-Pop Reduction (R/W) Reset Value: \$00



5.7 Control Interface

The CMX655D is configured and controlled via the Control Interface. The interface communicates as a SPI Slave when the external SPIS pin is tied high to VDD_AD or as a TWI Slave when the external SPIS pin is tied low to DGND. These interfaces allow communication with standard MCUs and DSPs and are commonly used by existing audio codecs.

5.7.1 SPI Slave

The CMX655D SPI Slave responds to activity on the SPI-bus when the chip-select pin CSN is driven low. Input data on MOSI is clocked in by the CMX655D SPI Slave on the rising edge of SCLK. Output data on MISO is clocked out by the CMX655D SPI Slave on the falling edge of SCLK when transferring read data.

The CMX655D SPI Slave only drives MISO when transferring read data from a valid device address. This feature allows the CMX655D SPI pin connections to be potentially shared with other CML C-BUS slave devices. An external pull-up resistor to VDD_AD (or pull-down resistor to DGND) must be connected to MISO to prevent the node from floating when not driven by the CMX655D SPI Slave or any other connected device. The CMX655D SPI Slave is insensitive to the polarity of SCLK at the start and end of each transfer and is compatible with SPI masters operating in SPI Mode 0 (CPOL=0, CPHA=0) or SPI Mode 3 (CPOL=1, CPHA=1).

The CMX655D communicates over the SPI interface using a transfer width of 16-bits. Figure 25 shows the SPI transfer protocol for performing a single-byte write to the CMX655D.



Figure 25 SPI Write Transfer

The first bit on MOSI is the Read/NotWrite bit (R/NW) and this is set to 0 to indicate a write transfer and the following 7bits (A6 to A0) indicate the register address to be written (MSB first). The remaining 8-bits on MOSI (D7 to D0) indicate the data to be written (MSB first).

Figure 26 shows the SPI transfer protocol for performing a single-byte read from the CMX655D.





CMX655D

The R/NW bit is set to 1 to indicate a read transfer and the following 7-bits (A6 to A0) indicate the register address to be read (MSB first). The CMX655D drives the data read from the address onto MISO (D7 to D0) in the following 8 SCLK cycles (MSB first). The CMX655D will only drive read data onto MISO if the register address is defined or reserved by the CMX655D. Read transfers from unallocated register addresses will result in MISO remaining not driven by the CMX655D.

The CMX655D automatically increments the register address internally after each data byte is transferred. SPI masters capable of transfer widths in excess of 16-bits may take advantage of this feature to perform consecutive write (or read) address accesses within the same transfer with reduced addressing overhead as shown in Figure 27 and Figure 28.









Figure 28 SPI N-Byte Read Transfer

It should be noted that the internal address saturates at \$7F and does not auto-increment to wrap back around to \$00.

5.7.2 TWI Slave

The CMX655D TWI Slave is compatible with the I²C-bus Standard-mode (100 kHz) and Fast-mode (400 kHz) operating speeds. The TWI clock line is the SCL pin and the TWI data line is the SDA pin. External pull-up resistors to VDD_AD must be connected to the SDA and SCL pins.

The value of the A1 and A0 pins are address bits 1 and 0 respectively of the 7-bit Slave Address. The remaining upper 5bits of the 7-bit Slave Address are hard-coded in the device as 10101 binary. The CMX655D TWI Slave may be configured to respond to the following 7-bit Slave Addresses listed in Table 8.

7-bit Slave Address	A1	A0
1010100 (0x54)	0	0
1010101 (0x55)	0	1
1010110 (0x56)	1	0
1010111 (0x57)	1	1

Table 8	CMX655D	Slave	Addresses
	CIVINOJJD	JIAVE	Audiesses

Figure 29 shows the TWI transfer protocol for performing a single-byte write to the CMX655.



Figure 29 TWI Write Transfer

The TWI master initiates each transaction by generating a START (S) condition defined as a high-to-low transition on SDA while SCL is high. The TWI master terminates each transfer by generating a STOP condition (P) defined as a low-to-high transition on SDA while SCL is high. Each byte placed on the TWI-bus is transferred MSB first and is followed by an Acknowledge bit. The CMX655D TWI Slave does not perform clock-stretching and will not drive the SCL line.

Following the START condition, the first byte the master places on the TWI-bus consists of the 7-bit Slave Address of the target slave followed by the R/NW bit indicating a read (R/NW=1) or write (R/NW=0) transaction. The target slave will respond with an acknowledgement by driving the Acknowledgement bit (ACK) low. For writes (R/NW=0), the TWI master will drive the following data bytes (REGISTER ADDRESS) and the TWI slave will drive the Acknowledgement bit. For reads (R/NW=1), the TWI slave will drive the following data bytes (READ DATA) and the TWI master will drive the Acknowledgement bit.

If the 7-bit Slave Address does not match the CMX655D Slave Address (see Table 8) then the CMX655D TWI Slave will remain idle until a new START condition is generated. If the 7-bit Slave Address matches the CMX655D Slave Address then the CMX655D TWI Slave will respond by driving the SDA line low to indicate an Acknowledgement (ACK).

For a write transaction (R/NW=0), the next byte placed on the TWI-bus by the master consists of the 7-bit register address in the lower 7-bits; the MS bit of the byte is ignored and may be 0 or 1. The CMX655D TWI Slave will signal an ACK by driving the SDA line low. The next byte placed on the TWI-bus by the master is the data to be written and the CMX655D TWI Slave responds with an ACK. The TWI master terminates the transfer by generating the STOP condition.

To read from an arbitrary address, the TWI master must first perform a write transaction to establish the register address to be read followed by a repeated START condition (Sr) as shown in Figure 30.



Figure 30 TWI Read Transfer Address Phase

The repeated START condition is functionally identical to the START condition. Following the repeated START condition, the TWI master proceeds to perform a read transaction and resends the 7-bit Slave Address with the R/NW bit set to 1 as shown Figure 31.



Figure 31 TWI Read Transfer Data Phase

The CMX655D TWI Slave responds with an ACK and drives the read data onto the TWI-bus in the next byte transferred. The CMX655D TWI Slave will send \$FF as the data read from unallocated register addresses. The TWI master responds with a Not Acknowledgement (NACK) which indicates to the CMX655D TWI Slave that it should no longer drive the SDA line in this transfer. This subsequently enables the TWI master to terminate the transfer by generating a STOP condition.

The register address is internally reset by the CMX655D TWI Slave to 0 at the end of each transfer when the STOP condition is detected. This feature allows the CMX655D Interrupt Status Register (ISR) to be immediately read without performing a prior write transaction to establish the register address (Figure 32).



Figure 32 TWI Interrupt Status Register Read Transfer

The register address is automatically incremented by the CMX655D internally after each data byte is transferred to accommodate consecutive write (or read) address accesses within the same transfer with reduced protocol overhead as shown in Figure 33 and Figure 34.





It should be noted that the internal address saturates at \$7F and does not auto-increment to wrap back around to \$00.

5.8 Serial Audio Interface

The Serial Audio Interface (SAI) is used to transfer audio data between the CMX655D and an external device. The SAI is configured by the SAICTRL and SAIMUX registers and is enabled or disabled by the SAI bit in the SYSCTRL register. The SAICTRL register and the audio companding control bits in the SAIMUX register may only be changed while the SAI is disabled.

The CMX655D Serial Audio Interface may be configured to operate as either master or slave. If the CMX655D Serial Audio Interface is the master, the LRCLK/FS and BCLK pins are driven by the CMX655D as outputs. If the CMX655D Serial Audio Interface is the slave, the LRCLK/FS and BCLK pins are configured as inputs and both pins should be driven by the external device. The CMX655D Serial Audio Interface transmits serial audio data to the external device on the SDO output pin and receives serial audio data from the external device on the SDI input pin.

If the CMX655D Serial Audio Interface is disabled, the LRCLK/FS and BCLK pins as are configured as digital inputs with internal pull-up resistors connected to VDD_AD. The pull-up resistors are disabled when the CMX655D Serial Audio Interface is enabled by the external host. The CMX655D Serial Audio Interface may be configured to operate in several modes and supports the I2S, Left-Justified and PCM audio interface protocols.

Serial data is shifted MSB first in to the CMX655D on SDI and out of the CMX655D on SDO by a common bit clock BCLK. The CMX655D supports back-to-back data transfers in all audio transfer modes.

The standard audio data format is represented as a 16-bit signed number. If μ -law or A-law audio companding is selected then the audio data format transferred over the interface is an 8-bit compressed code. Audio companding is only permitted at a sample rate of 8ksps. The audio data output by the CMX655D for a disabled microphone channel is '0'.

By default, serial data changes on the falling edge of BCLK and is sampled on the rising edge of BCLK, though it is possible to configure the CMX655D to transfer data using the opposite edge of BCLK.

5.8.1 I2S Mode

The I2S interface consists of a Left/Right clock called LRCLK which has a frequency equal to the sample rate and is common to both input and output audio signal paths. The LRCLK low and high levels indicate if the audio data reflects the left or right channel. BCLK must have a frequency of at least 32xLRCLK for 16-bit signed audio data or at least 16xLRCLK for companded audio data. Serial data is in a left-justified format with the MSB being transmitted one clock cycle after LRCLK changes as shown in Figure .



Level is unimportant or undefined

Figure 35 I2S Mode Data Transfer

5.8.2 Left-Justified Mode

Left-Justified mode is similar to I2S mode except that the polarity of the LRCLK signal is inverted and the MSB of the serial data in transferred in the first cycle following the LRCLK transition, one cycle earlier than I2S mode. Figure 36 shows a Left-Justified mode transfer.



Level is unimportant or undefined

Figure 36 Left-Justified Mode Data Transfer

5.8.3 PCM Mode

The PCM Mode is a common interface protocol compatible with standard DSP devices for transferring PCM data. A frame sync signal (FS) is used to indicate the audio sample rate and serial data is transferred using a left-justified format. The FS signal is a single BCLK period wide and the MSB of left channel serial data may be configured to be transferred in the first or second cycle following the FS transition. When transferring two channels, the left channel data is first transferred followed by the right channel data. When transferring two channels, BCLK must have a frequency of at least 32xLRCLK for 16-bit signed audio data or at least 16xLRCLK for 16-bit signed audio data or at least 16xLRCLK for 16-bit signed audio data or at least 32xLRCLK for 37 shows an example 2-channel 16-bit PCM mode transfer with different configuration parameters.



Figure 37 PCM Mode Dual-channel Data Transfer

Figure 38 shows an example of a single-channel 16-bit PCM mode transfer with different configuration parameters.


Figure 38 PCM Mode Single-channel Data Transfer

5.8.4 **Audio Companding**

If the audio sample rate is 8ksps, data may be optionally companded using 8-bit µ-law or A-law encoding by appropriately programming the COMP and ALAW control bits in the SAIMUX register. The 8-bit compressed audio data samples may be transported over the interface using half the number of BCLK cycles than standard 16-bit signed data. Any surplus LSBs transmitted by the CMX655D on SDO are set to '0'. The SAIMUX register companding control bits may only be modified while the SAI is disabled. An example of companded data transfer using the CMX655D as a PCM slave is shown in Figure 39.



Level is unimportant or undefined

Figure 39 PCM Slave Mode Dual-channel Companded Data Transfer

SAICTRL (\$09)

Serial Audio Interface Control (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0				
MSTR	WL	MONO	DLY	POL	BINV	0	PCM				
/ISTR	Serial Audio	o Interface Ma	aster								
	CMX655D is	s the slave and	I the external	master drive	s LRCLK/FS an	d BCLK					
	CMX655D is	s the master a	nd drives LRC	LK/FS and BC	LK						
VL	Word lengt	h per channel	transmitted	by the CMX6	55D if MSTR=	1					
	16-bits for s	standard data	or 8-bits for c	companded d	ata						
	32-bits for s	tandard data	or 16-bits for	companded	data						
IONO	Mono Data	(only applical	ble if PCM=1)	1							
	Frame conta	ains both left a	and right data	a							
	Frame conta	ains only left c	lata								
DLY	Data Delay										
					owing the LRCI						
	SDI/SDO are	e latched/valic	l on the 2 nd B	CLK edge foll	owing the LRC	LK/FS transit	ion				
OL	Polarity										
)		eft data if LRC tart of frame i	-		.K=0.						
		eft data if LRC	-		K-1						
	,	tart of frame i	0								
INV	BCLK Invert										
)		d LRCLK/FS ch	ange on the r	negative edge	of BCLK.						
		ched/valid on	-								
		d LRCLK/FS ch	•	-							
	SDI/SDO lat	ched/valid on	the negative	edge of BCLK	ζ.						
см	PCM Mode										
-	The LRCLK/I	ES phase is use	ed to indicate	Left or Right							
		The LRCLK/FS phase is used to indicate Left or Right channel data The LRCLK/FS is used for frame synchronization and serial data is always left-justified									

The sample bit-width is 16-bits for standard data and 8-bits for companded data.

For non-PCM modes (PCM = 0) the transmitted word length may be greater than or less than or equal to the sample bit-width.

For PCM slave mode (PCM = 1, MSTR=0) the transmitted word length must be equal to the sample-bit width.

If the transmitted word length is less than the sample bit-width, the non-received input word LSBs are set to zero internally and the output word LSBs are not transmitted.

If the transmitted word length is greater than the sample bit-width, the surplus received input LSBs are ignored and the surplus transmitted output LSBs are set to zero.

SAIMUX (\$0A)

Serial Audio Interface Mux (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0
	0	ALAW	COMP	A	MP	N	1IC
	-						
ALAW	•	iding Law					
0	μ-Law						
1	A-Law						
СОМР	Compan	ding Enable (requires CLK(CTRL.SR=0)			
0	Compan	ding disabled	at 8ksps (16-	bit data)			
1	Compan	ding enabled	at 8ksps (8-bi	t data)			
АМР	Amplifie	er Input Data					
0	Left data	•					
1	Right da	ta					
2-3	0	fleft and right	data				
міс	Microph	one Output I	Data				
0	Left data	a is microphor	ne left channe	el, right data is	s microphone i	right channel	
1	Left data	a is microphor	ne right chanr	nel, right data	is microphone	e left channel	
2	Left and	right data are	e microphone	left channel	•		

3 Left and right data are microphone right channel

5.9 Interrupt Status and IRQN Pin

The active low IRQN pin is driven low when an interrupt status request bit in the **ISR** register is high and the associated interrupt status mask bit in the **ISM** register is set high. The **ISR** register interrupt status bits are cleared down when the **ISR** register is read. Some of the interrupt status events may be optionally enabled using the **ISE** register.

5.9.1 Interrupt Registers

ISR (\$00)

Interrupt Status Register (R) Reset Value: \$00

7	6	5	4	3	2	1	0
0	VOL	THERM	CLKRDY	AMPCLIP	AMPOC	MICL	MICR

If a bit is set to 1, it indicates that the corresponding event has occurred.

VOL	Volume gain adjustment completed.
THERM	Thermal warning indication (auto power amplifier shut-off).
CLKRDY	Main clock ready – this bit is set once the clock status goes from inactive to active.
AMPCLIP	Class-D amplifier output clipping (saturation) detected.
AMPOC	Class-D amplifier overload current detected (auto power amplifier shut-off).
MICL	Microphone left channel level has exceeded threshold.
MICR	Microphone right channel level has exceeded threshold.

The ISR register is automatically cleared to 0 when read.

If VOL is set to 1, the VOL bit in the **ISE** register is automatically cleared to 0 thereby preventing further VOL interrupt events from being generated. The VOL bit in the **ISE** register may not be set again until the VOL **ISR** register bit has been cleared to 0.

If THERM or AMPOC is set to 1, the PAMP **SYSCTRL** register bit is automatically cleared thereby disabling the poweramplifier and preventing further generation THERM or AMPOC interrupt events. The PAMP **SYSCTRL** register bit may not be set to 1 again until THERM and AMPOC **ISR** register bits have been cleared to 0. If AMPCLIP is set to 1, the AMPCLIP **ISE** register bit is automatically cleared to 0 thereby preventing the clipping detection circuit from generating further AMPCLIP interrupt events. The AMPCLIP **ISE** register bit may not be set again until the AMPCLIP **ISR** register bit has been cleared to 0.

If MICL/MICR is set to 1, the MICL/MICR **ISE** register bit is automatically cleared to 0 thereby preventing the left/right channel record level detection block from generating further MICL/MICR interrupt events. The MICL/MICR **ISE** register bit may not be set again until the MICL/MICR **ISE** register bit has been cleared to 0.

ISM (\$01)

Interrupt Status Mask (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0
0	VOL	THERM	CLKRDY	AMPCLIP	AMPOC	MICL	MICR

Interrupt request mask for the interrupt status bits in the **ISR** register. If a bit is set to 0, the corresponding **ISR** bit has no effect on the IRQN pin. If a bit is set to 1, the IRQN pin will go low if the corresponding **ISR** bit is 1.

ISE (\$02)

Interrupt Status Enable (R/W) Reset Value: \$00

6	5	4	3	2	1	0					
VOL	0	0	AMPCLIP	0	MICL	MICR					
Volume Inter	rupt Enable										
VOL interrupt	disabled. Vol	ume gain adji	ustment comp	pletion will no	t set ISR VOL	bit to 1.					
VOL interrupt	enabled. Volu	ume gain adju	istment comp	letion will set	: ISR VOL bit t	o 1.					
VOL is automa	atically cleare	d to 0 when I	SR VOL bit is s	et to 1.							
Amplifier Clip	Amplifier Clipping Interrupt Enable										
AMPCLIP inte	rupt disabled	l. A clipping e	vent will not s	et ISR AMPCI	LIP bit to 1.						
AMPCLIP inte											
AMPCLIP is au	AMPCLIP is automatically cleared to 0 when ISR AMPCLIP bit is set to 1.										
Microphone L	eft Channel L	evel Detectio	on Interrupt E	nable							
•			•		t set ISR MICI	bit to 1.					
MICL is autom	atically cleare	ed to 0 when	ISR MICL bit is	s set to 1. Thi	s bit is equival	ent to and its					
always the sa	ne as that of	the LEN bit in	the LDCTRL r	egister.							
Microphone L	eft Channel L	evel Detectio	on Interrupt E	nable							
•			•		not set ISR MI	CR bit to 1.					
•		0	IICR interrupt disabled. A right channel level detection event will not set ISR MICR bit to 1.								
WICK Interrup	i enableu. A i	right channel	level detectio	n event will s	et isk ivlick d	it to 1.					
MICR interrup		0									
	VOL Volume Intern VOL interrupt VOL interrupt VOL is automa Amplifier Clip AMPCLIP inter AMPCLIP inter AMPCLIP is au Microphone L MICL interrup MICL interrup MICL is autom always the sar	VOL 0 Volume Interrupt Enable Vol. interrupt disabled. Vol VOL interrupt enabled. Voli Vol. interrupt enabled. Voli VOL is automatically cleare Amplifier Clipping Interrup AMPCLIP interrupt disabled. AMPCLIP interrupt enabled AMPCLIP interrupt enabled AMPCLIP is automatically cleare Microphone Left Channel L MICL interrupt enabled. A I MICL interrupt enabled. A I MICL is automatically cleare always the same as that of Microphone Left Channel L MICR interrupt disabled. A MICR interrupt disabled. A	VOL 0 0 Volume Interrupt Enable VOL interrupt disabled. Volume gain adju VOL interrupt enabled. Volume gain adju VOL interrupt enabled. Volume gain adju VOL is automatically cleared to 0 when IS Amplifier Clipping Interrupt Enable AMPCLIP interrupt disabled. A clipping enabled. A left channel le MICC interrupt disabled. A left channel le MICL interrupt enabled. A left channel le MICL interrupt enabled. A left channel le MICL is automatically cleared to 0 when always the same as that of the LEN bit in Microphone Left Channel Level Detection MICR interrupt disabled. A right channel	VOL 0 0 AMPCLIP Volume Interrupt Enable VOL interrupt disabled. Volume gain adjustment comp VOL interrupt enabled. Volume gain adjustment comp VOL is automatically cleared to 0 when ISR VOL bit is s Amplifier Clipping Interrupt Enable AMPCLIP interrupt disabled. A clipping event will not s AMPCLIP interrupt enabled. A clipping event will set IS AMPCLIP is automatically cleared to 0 when ISR AMPC Microphone Left Channel Level Detection Interrupt E MICL interrupt disabled. A left channel level detection MICL bit is always the same as that of the LEN bit in the LDCTRL r Microphone Left Channel Level Detection Interrupt E MICL bit in the class of the LEN bit in the LDCTRL r	VOL 0 0 AMPCLIP 0 Volume Interrupt Enable VOL interrupt disabled. Volume gain adjustment completion will not VOL interrupt enabled. Volume gain adjustment completion will set VOL is automatically cleared to 0 when ISR VOL bit is set to 1. Amplifier Clipping Interrupt Enable AMPCLIP interrupt disabled. A clipping event will not set ISR AMPCLIP AMPCLIP interrupt enabled. A clipping event will set ISR AMPCLIP bit is set to 0 when ISR MICL interrupt enabled. A left channel level detection event will not MICL interrupt enabled. A left channel level detection event will set ISR AMPCLIP bit is set to 1. This always the same as that of the LEN bit in the LDCTRL register. Microphone Left Channel Level Detection Interrupt Enable	VOL00AMPCLIP0MICLVolume Interrupt EnableVOL interrupt disabled. Volume gain adjustment completion will not set ISR VOLVOL interrupt enabled. Volume gain adjustment completion will set ISR VOL bit toVOL is automatically cleared to 0 when ISR VOL bit is set to 1.Amplifier Clipping Interrupt EnableAMPCLIP interrupt disabled. A clipping event will not set ISR AMPCLIP bit to 1.AMPCLIP interrupt enabled. A clipping event will set ISR AMPCLIP bit to 1.AMPCLIP is automatically cleared to 0 when ISR AMPCLIP bit is set to 1.Microphone Left Channel Level Detection Interrupt EnableMICL interrupt enabled. A left channel level detection event will not set ISR MICL bitMICL is automatically cleared to 0 when ISR MICL bit is set to 1. This bit is equival always the same as that of the LEN bit in the LDCTRL register.Microphone Left Channel Level Detection Interrupt EnableMICR interrupt disabled. A right channel level detection event will not set ISR MICL					

5.10 System Control

The Serial Audio Interface, Lineout, Power amplifier and digital Microphone channels are enabled using the **SYSCTRL** register. The main clock must first be configured as described in section 5.3 and activated using the **COMMAND** register before **SYSCTRL** may be modified.

5.10.1 System Control Registers

SYSCTRL (\$32)

System Control (R/W) Reset Value: \$00

7	6	5	4	3	2	1	0
0	0	SAI	LOUT	PAMP	0	MICL	MICR

0

7	6	5	4	3	2	1	
Reset Value	: \$00						
Command F							
COMMAND	(\$33)						
1	Microphone r	ight channel e	enabled.				
0	Microphone r	0					
MICR	Microphone F	-					
1	Microphone le	eft channel er	nabled.				
0	Microphone le						
MICL	Microphone L	eft Channel					
	PAMP is autor	natically clea	red to 0 if the	ISR AMPOC of	or THERM bits	s are set to 1	
1	Power amplifi	er enabled.					
0	Power amplifi	er disabled.					
РАМР	Power Amplif	ier					
1	Lineout enable	ed.					
0	Lineout disabl	ed.					
LOUT	Lineout						
1	Serial Audio Interface enabled.						
0	Serial Audio Interface disabled.						
-							

CMD	Command
\$00	Clock Stop.
\$01	Clock Start.
\$02-\$FE	Reserved.
\$FF	Soft Reset (sets all registers back to their reset value).

This register will always be read back as 0.

5.11 Register Address Map

All device registers are byte addressable. Programmable fields that occupy consecutive byte address locations will be updated with the new written value following a write to the least-significant address byte of the field which resides in the upper address location. Registers which require the main clock to be active are indicated by Yes in the Main Clock column of Table 9 and accesses to these registers should not be attempted if the main clock is inactive.

Table 9 Register Address Map

CMD

Address	Register	Description	Reset	R/W	Main Clock
Interrupt	and Status				
\$00	\$00 ISR Interrupt Status Register		\$00	R	No
\$01	ISM	Interrupt Status Mask	\$00	R/W	No
\$02	ISE	Interrupt Status Enable	\$00	R/W	Yes
Clock & Pl	ĹL		· · ·		
\$03	CLKCTRL	Clock Control	\$00	R/W	No
\$04	RDIVHI	R-Divider High Byte	\$00	R/W	No
\$05	RDIVLO	R-Divider Low Byte	\$00	R/W	No
\$06	NDIVHI	N-Divider High Byte	\$00	R/W	No
\$07	NDIVLO	N-Divider Low Byte	\$00	R/W	No
\$08	PLLCTRL	PLL Control	\$00	R/W	No
Serial Aud	lio Interface				
\$09	SAICTRL	Serial Audio Interface Control	\$00	R/W	Yes
\$0A	SAIMUX	Serial Audio Interface Mux	\$00	R/W	Yes
Record		· ·			
\$0C	RVF	Record Voice Filters	\$00	R/W	Yes

\$0D	LDCTRL	Left Channel Detection Control	\$00	R/W	Yes
\$0E	RDCTRL	Right Channel Detection Control	\$00	R/W	Yes
\$0F	LEVEL	Record Level	\$00	R/W	Yes
\$1C	NGCTRL	Noise Gate Control	\$00	R/W	Yes
\$1D	NGTIME	Noise Gate Time	\$00	R/W	Yes
\$1E	NGLSTAT	Noise Gate Left Channel Status	\$00	R	Yes
\$1F	NGRSTAT	Noise Gate Right Channel Status	\$00	R	Yes
Playback					
\$28	PVF	Playback Voice Filters	\$00	R/W	Yes
\$29	PREAMP	Playback Preamp Gain	\$00	R/W	Yes
\$2A	VOLUME	Playback Volume	\$00	R/W	Yes
\$2B	ALCCTRL	ALC Control	\$00	R/W	Yes
\$2C	ALCTIME	ALC Time	\$00	R/W	Yes
\$2D	ALCGAIN	ALC Make-up Gain	\$00	R/W	Yes
\$2E	ALCSTAT	ALC Status	\$00	R	Yes
\$2F	DST	Digital Side Tone Control	\$00	R/W	Yes
\$30	CPR	Click-and-Pop Reduction	\$00	R/W	Yes
General	System				
\$32	SYSCTRL	System Control	\$00	R/W	Yes
\$33	COMMAND	Command Register	\$00	W	No
Reserved	ł				
\$34	RESERVED	Not for customer use.	\$29	R/W	Yes
\$35	RESERVED	Not for customer use.	\$40	R/W	Yes
\$36	RESERVED	Not for customer use.	\$80	R/W	Yes
\$37	RESERVED	Not for customer use.	\$80	R/W	Yes

Notes:

• All registers will retain data if VDD_AD pin is held high, even if all other power supply pins are disconnected.

• The data interface can run at a lower voltage than the Class D Amplifier section of the device by setting the VDD_AD supply to the required interface voltage, in the range 1.75 V to 3.6 V.

• The CLKCTRL register may only be modified if the main clock is inactive.

 If clock and data lines are shared with other devices VDD_AD must be maintained in its normal operating range otherwise ESD protection diodes may cause a problem with loading signals connected to SCLK, MISO and MOSI pins, preventing correct programming of other devices. Other supplies may be turned off and all circuits on the device may be powered down without causing this problem.

6 Application Notes

6.1 Programming Examples

Notes:

- After device reset, the first main clock source to be configured must always be the integrated low power oscillator (LPOSC), and then the main clock must then be started. Thereafter, the main clock source can be reconfigured.
- While LPOSC is the main clock source, both Serial Audio Interface and Class-D Amplifier subsystems must be disabled.
- The main clock must be stopped while the main clock source is being configured or reconfigured.
- Writes to the **CLKCTRL** register simultaneously configure the main clock and codec sample rate.
- Reading the **ISR** register clears all its bits.

6.1.1 Required First Main Clock Configuration

- While holding the SPIS pin (SPI Select) state to select the desired Control Interface type, reset the device by powering-up the VDD_AD and VDD_PA unregulated supplies.
- Configure the main clock source to LPOSC and codec sample rate, then start the main clock.

R/W	Register	Address	Data	Notes
W	CLKCTRL	\$03	\$24	16ksps, main clock source = LPOSC. (Any other valid codec sample rate may be selected.)
W	COMMAND	\$33	\$01	Issue Clock Start command.

• Poll (read) the **ISR** register until its CLKRDY b4 is set.

R/W	Register	Address	Data	Notes
R	ISR	\$00	\$10	CLKRDY b4 should eventually be set to 1.

The main clock should now be running, using LPOSC as its source.

6.1.2 Reconfigure Main Clock Source to 24.576 MHz RCLK External Input Signal

To change main clock source to an externally applied 24.576 MHz RCLK input signal and also select 16ksps codec sample rate:

R/W	Register	Address	Data	Notes
W	COMMAND	\$33	\$00	Issue Clock Stop command.
W	CLKCTRL	\$03	\$20	16ksps, main clock source = RCLK divided by 1 (so the externally applied RCLK signal must be 24.576MHz).

• Poll (read) the **ISR** register until its CLKRDY b4 is set.

W COMMAND \$33 \$01 Start th	e main clock.
------------------------------	---------------

• Poll (read) the ISR register until its CLKRDY b4 is set. Note that reading the ISR register clears all its bits.

R/W	Register	Address	Data	Notes
R	ISR	\$00	\$10	CLKRDY b4 should eventually be set to 1.

The main clock should now be running, using the external 24.576MHz RCLK signal as its source.

6.1.3 Reconfigure Main Clock Source to PLL, Using 16 kHz LRCLK/FS External Input Signal as its Reference

To change main clock source to the CMX655D integrated clock PLL subsystem, using the device's Serial Audio Interface (SAI) LRCLK/FS external input signal as the PLL's reference input:

- The starting point for this example is that CMX655D main clock is running and using the external 24.576MHz RCLK external input signal as its source.
- The SAI will be configured
- To clock the CMX655D PLL from the SAI LRCLK/FS external input signal and operate the CMX655D codes at 16ksps:
 - o the SAI subsystem must be configured to operate as a slave,
 - \circ the clock PLL must be configured and
 - the external SAI master must continuously apply a 16 kHz LRCLK/FS signal that serves as the PLL's reference clock (REFCLK).

R/W	Register	Address	Data	Notes
W	SYSCTRL	\$32	\$00	Disable Serial Audio Interface, Lineout, Power Amplifier, Microphone Left Channel, and Microphone Right Channel
W	SAICTRL	\$09	\$18	 Configure SAI for I2S format MSTR b7 = 0: SAI is slave and LRCLK/FS and BCLK are digital inputs WL b6 = 0: moot; applies only if b7 = 1 MONO b5 = 0: moot; applies only if b0 = 1 DLY b4 = 1: SDI/SDO are latched/valid on the 2nd BCLK edge following the LRCLK/FS transition POL b3 = 1: If PCM=0, Left data if LRCLK=0 and right data if LRCLK=1 BINV b2 = 0: SDI/SDO and LRCLK/FS change on BLCK negative edge, SDI/SDO are latched on BLCK positive edge b1 = 0: not used PCM b0 = 0: LRCLK/FS phase indicates Left or Right data channel
W	COMMAND	\$33	\$00	Issue Clock Stop command
W	RDIVHI	\$04	\$00	Set RDIV b12:8
W	RDIVLO	\$05	\$01	Set RDIV b7:0 = 1 so RDIV b12:0 = 0d1
W	NDIVHI	\$06	\$06	Set NDIV b12:8
W	NDIVLO	\$07	\$00	Set NDIV b7:0 = 0 so NDIV b12:0 = 0x600 = 0d1536 so PLL VCO will stabilize at 1536 * 16 kHz = 24.576 MHz
W	PLLCTRL	\$08	\$03	PLLCTRL b7:4 = 0x0 = 17.5 kohm Loop Filter Resistor PLLCTRL b3:0 = 0x3 = 0.1 uA/cycle Charge Pump Current Gain
W	CLKCTRL	\$03	\$20	16ksps, main clock source = RCLK divided by 1 (so the externally applied RCLK signal must be 24.576MHz).

• Poll (read) the ISR register until its CLKRDY b4 is set.

W COMMAND \$33 \$01	Start the main clock.
----------------------------	-----------------------

• Poll (read) the ISR register until its CLKRDY b4 is set. Note that reading the ISR register clears all its bits.

R/W	Register	Address	Data	Notes
R	ISR	\$00	\$10	CLKRDY b4 should eventually be set to 1.

The main clock should now be running, using the external 24.576MHz RCLK signal as its source.

^{© 2022} CML Microsystems Plc

6.1.4 Configuration

• Configure the Serial Audio Interface and record and/or playback channels.

R/W	Register	Address	Data	Notes
W	SAICTRL	\$09	\$98	I2S master mode.
W	SAIMUX	\$0A	\$08	Use the mean of left and right input data for playback.
W	LEVEL	\$0F	\$CC	Record level gains set to 0dB.
W	VOLUME	\$2A	\$D5	Playback volume gain set to -6dB with smoothing.
				Configure audio signal processing blocks as required.

6.1.5 Enable Audio Channels

• Enable the Serial Audio Interface and record and/or playback channels.

R/W	Register	Address	Data	Notes
W	SYSCTRL	\$32	\$2B	Enable SAI, left and right microphone record channels and
				the Class-D power-amplifier.

6.1.6 Shutdown

• Mute the playback volume if the Class-D amplifier is enabled.

R/W	Register	Address	Data	Notes
W	VOLUME	\$2A	\$80	Playback volume gain set to mute with smoothing.
W	ISM	\$01	\$00	Prevents all device events from asserting IRQN.

• Poll (read) the ISR register until its VOL b6 is set.

R/W	Register	Address	Data	Notes
R	ISR	\$00	\$40	VOL b6 should eventually be set to 1, when the volume adjustment completes.

• Disable the Serial Audio Interface and record and/or playback channels and stop the main clock.

R/W	Register	Address	Data	Notes
W	SYSCTRL	\$32	\$00	Disable SAI and all record/playback channels.
W	COMMAND	\$33	\$00	Stop the main clock.

6.1.7 Shutdown Using an Interrupt

The CMX655D indicates Interrupt Service Enabled events by setting event-specific Interrupt Status Register **ISR** (\$00) bits. If an **ISR** bit is set while its corresponding Interrupt Status Mask **ISM** (\$01) register mask bit is set, the device's IRQN pin will assert low. Most **ISR** bits also have a corresponding bit in the Interrupt Status Enable **ISE** (\$02) register. **ISE** bits are used to ensure that a single event is not reported multiple times. See the **ISR** and **ISE** descriptions for complete details.

This is an interrupt-driven version of the 6.1.6 Shutdown example.

• Mute the playback volume if the Class-D amplifier is enabled.

R/W	Register	Address	Data	Notes
W	VOLUME	\$2A	\$80	Playback volume gain set to mute with smoothing.
W	ISM	\$01	\$40	IRQN will go low when volume adjustment completes.
W	ISE	\$02	\$40	Enable volume interrupt generation.

• Wait for the IRQN line to go low when volume adjustment completes, then read the **ISR** register to confirm that the completion of volume adjustment is indicated.

R/W	Register	Address	Data	Notes
R	ISR	\$00	\$40	Expect VOL bit set to 1.

If the VOL **ISM** register bit is not set to 1, IRQN was asserted by a different, simultaneously enabled interrupted event, in which case the **ISR** register may be polled until volume adjustment completes and sets the VOL bit.

• Disable the Serial Audio Interface and record and/or playback channels and stop the main clock.

R/W	Register	Address	Data	Notes
W	SYSCTRL	\$32	\$00	Disable SAI and all record/playback channels.
W	COMMAND	\$33	\$00	Stop the main clock.

7 Performance Specification

7.1 Electrical Performance

7.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

	Min.	Max.	Units
Supply (VDD_AD - DGND) or (VDD_PA - VSS_PA)	-0.3	+3.6	V
Voltage on any pin to VSS_PA or DGND	-0.3	V _{max} + 0.3	V
Voltage between VSS_PA pins and DGND	-50	+50	mV
Current into or out of pins, connected to:			
VDD_AD, DGND	-100	+100	mA
VDD_PA, VSS_PA	-800	+800	mA
	Min.	Max.	Units
Total Allowable Power Dissipation at T _{AMB} = 25°C	-	2290	mW
Storage Temperature	-50	+125	°C
Operating Air Temperature (T _{AMB})	-40	+85	°C
Thermal Resistance R _{JC}		3	°C/W
Maximum Allowable Junction Temperature		125	°C

Note: Junction-to-ambient thermal resistance is dependent on board layout and mounting arrangements. Case temperature refers to the temperature of the exposed paddle on the underside of the package. Careful layout of the PCB is essential for best performance.

7.1.2 Operating Limits

For the following conditions unless otherwise specified: VSS_PA = DGND = 0V; and T_{AMB} = +25°C.

	Notes	Min.	Max.	Units
Class-D Amplifier Supply (VDD_PA - VSS_PA)		2.7	3.6	V
Analogue/Digital Supply (VDD_AD - DGND)		1.75 ²	3.6	V

2

Requires VDD_PA to be unpowered, otherwise 2.7V if VDD_PA is powered.

7.1.3 Operating Characteristics

7.1.3.1 DC Parameters

For the following conditions unless otherwise specified: VDD_AD = 1.75V to 3.6V; VDD_PA =2.7V to 3.6V; VSS_PA = DGND = 0V; and T_{AMB} = $+25^{\circ}C$.

DC Parameters	Notes	Min.	Тур.	Max.	Units
Total Current Consumption					
Standby - main clock enabled and sourced directly from RCLK			260		μA
Standby – main clock enabled and sourced directly from PLL	3		380		μA
Standby – main clock enabled and sourced directly from LPOSC			240		μA
Class-D Power Amplifier @ 1W output	4		1		mA
Class-D Lineout Amplifier @ 0.25mW output	5		9		mA
Stereo record channels with digital microphones and main clock sourced directly from RCLK	6		500		μA
Mono record channel with digital microphone and main clock sourced from internal LPOSC	7	-	440		μA
Mono record channel with digital microphone and main clock sourced directly from RCLK			480		μA
Logic '1' Input Level					
VDD_AD = 1.8/2.5/3.3V		1.2/1.7/2.0	-	-	v
Logic 'O' Input Level					
VDD_AD = 1.8/2.5/3.3V		-	-	0.6/0.7/0.8	V
Logic '1' Output Level		VDD_AD -0.4	-	-	V
Logic '0' Output Level		-	-	0.4	V
Digital IO Source/Sink Current Limit	8				
VDD_AD = 1.8/2.5/3.3V			1.25/2.0/2.5		mA
SDA Sink Current Limit when SPIS=0 (I_{OL})					
VDD_AD = 1.8/2.5/3.3V			3.75/6.0/7.5		mA
Digital IO pin capacitance			2		pF

Notes

4 4Ω load with VDD_PA at 3.3V

- 5 Load impedance of 18kΩ in parallel with 120pF
- 6 Normal operating mode @ 8ksps

8 Applies to all digital pins when SPIS=1; applies to all digital pins except SDA when SPIS=0

³ PLL reference clock sourced from RCLK

7.1.3.2 AC Parameters

For the following conditions unless otherwise specified: $VDD_AD = 1.75V$ to 3.6V; $VDD_PA = 2.7V$ to 3.6V; $VSS_PA = DGND = 0V$; 48ksps and $T_{AMB} = +25$ °C. Please refer to section 7.2.1 for other sample rates.

AC Parameters	Notes	Min.	Тур.	Max.	Units
Class-D Power Amplifier					
Speaker Load			4 to 8		Ω
Output Power	9		1		W
Overload Current Protection	9a		0.7 1.5		W
THD+N @ 48ksps	10,11		1.5		%
SNR @ 48ksps	10,11		81		dB
Efficiency @ 0.5W output power	10,11		91		ив %
Class-D Lineout Amplifier	10		91		70
Line out load impedance	12		18		kΩ
Output Power	12,13		0.25		mW
THD+N @ 48ksps	12,13		0.018		%
SNR @ 48ksps	12,13		76		dB
Microphone Digital Interface	12,15		,,,		üb
MICCLK Frequency ³		2.048		3.072	MHz
MICCLK Duty Cycle			50		%
Record Level Control					,,,
Gain Range		-12		3	dB
Gain Step			1	-	dB
Noise Gate			_		
Gain Range		-31		0	dB
Gain Step			1		dB
Threshold Level		-63		-32	dBFS
Threshold Step			1		dB
Expansion Ratio		1:2		1:4	
Attack Time		1.5		96	ms
Release Time		0.06		7.68	s
Automatic Level Control					
Gain Range		0		12	dB
Gain Step			1		dB
Threshold Level		-31		0	dBFS
Threshold Step			1		dB
Compression Ratio		1:1.5		1:∞	
Attack Time		1.5		96	ms
Release Time		0.06		7.68	S
Playback Volume Control					
Gain Range		-90		0	dB
Gain Step			1		dB

Notes

9 Average power into 4Ω load, VDD_AD = VDD_PA = 3.3V with max input level

9a Average power into 8Ω load, VDD_AD = VDD_PA = 3.3V with max input level

10 With $8\Omega \log d$, VDD_AD = VDD_PA = 3.3V

11 A-weighted, 20Hz-20kHz, 0.5W output power

12 Nominal lineout load impedance is 18kΩ in parallel with 120pF

13 Average power into nominal load impedance, VDD_AD = VDD_PA = 3.3V with max. input level

CMX655D

AC Parameters	Notes	Min.	Тур.	Max.	Units
Playback Preamplifier			78		
Gain Range		0		18	dB
Gain Step			6		dB
Digital Sidetone					
Gain Range		-62		0	dB
Gain Step			2		dB
Phase Delay:	14				ms
8ksps			2.9		
16ksps			1.44		
32ksps			0.74		
48ksps			0.49		
Reference Clock		0.000			
RCLK Frequency Range		0.008	-	80	MHz
Duty Cycle		40:60		60:40	
Jitter	15				ps
Record Digital High Pass Filter					
4 th Order Butterworth Stopband -			0.000405		Hz
3dB point:			0.003125 x fs		
HPSEL = 1 HPSEL = 2			0.01875 x fs 0.0375 x fs		
HPSEL = 3			0.0373 x 15		
Record Digital Low Pass Filter					
4 th Order Butterworth Passband -			0.4375 x f _s		Hz
3dB point			-		
Record DC Blocking Filter					
DC Attenuation			90		dB
Playback Digital High Pass Filter					
4 th Order Butterworth Stopband -					Hz
3dB point:			0.003125 x fs		
HPSEL = 1			0.01875 x f _s		
HPSEL = 2 HPSEL = 3			0.0375 x f _s		
Playback Digital Low Pass Filter 4 th Order Butterworth Passband -			0.4275 v f		Hz
3dB point			0.4375 x f _s		ΠZ
Playback DC Blocking Filter					
			00		40
DC Attenuation			90		dB
PLL Start up Time	16		10		ma
Start-up Time	16		10		ms
Low Power Oscillator	10		2		
Start-up Time	16	TC C	2	20	μs
Oscillator Clock Frequency		TBC	24.576	30	MHz

Notes

- 14 Microphone input to speaker output with 1kHz tone
- 15 RMS, cycle to cycle
- 16 Following the clock start command

7.1.3.3 SPI



Figure 40	SPI Timing Diagram	

Table 10	SPI Timing	Parameter V	/alues
----------	------------	-------------	--------

Symbol	Parameter	Min.	Тур.	Max.	Units
$t_{\rm CSE}$	CSN enable to clock high time	100	-	-	ns
t _{csh}	Last clock high to CSN high time	100	-	-	ns
t _{LOZ}	Clock low to reply output enable time	0	-	-	ns
t _{HIZ}	CSN high to reply output 3-state time	-	-	25 ⁴	ns
t _{cso}	CSN high time between transactions	100	-	-	ns
t _{ск}	Clock cycle time	100	-	-	ns
t _{CKH}	Serial clock high time	50	-	-	ns
t _{ckl}	Serial clock low time	50	-	-	ns
t _{cds}	Command data set-up time (MOSI)	20	-	-	ns
t _{cdh}	Command data hold time (MOSI)	10	-	-	ns
t _{RDV}	Reply data valid time (MISO)	-	-	25 ⁴	ns

 $^{^{\}rm 4}$ Maximum figure quoted for 10pF load on MISO.

^{© 2022} CML Microsystems Plc

7.1.3.4 TWI





Figure 41 TWI Timing Diagram

Symbol	Parameter	Min.	Тур.	Max.	Units
f _{SCL}	SCL clock frequency	0	-	100	kHz
t _{HDS}	Hold time (repeated) START condition	4.9	-	-	μs
t _{LO}	Low period of SCL	4.7	-	-	μs
t _{HI}	High period of SCL	4.0	-	-	μs
t _{sus}	Set-up time for repeated START condition	4.7	-	-	μs
t _{HDD}	Data hold time measured from falling edge of SCL	0	-	-	μs
t _{sud}	Data set-up time measured from rising edge of SCL	0.25	-	-	μs
tr	Rise time of SDA and SCL	-	-	1	μs
t _f	Fall time of SDA and SCL	-	-	0.3	μs
t _{SUP}	Set-up time for STOP condition	4.0	-	-	μs
t _{BUF}	Bus-free time between a STOP and START condition	4.7	-	-	μs
t _{VDD}	Data valid time	-	-	3.45	μs
t _{VDA}	Data valid acknowledge time	-	-	3.45	μs
t _{SP}	Pulse Width of Suppressed Spike	0	-	50	ns

Table 11 TWI Standard Mode Timing Parameters

Symbol	Parameter	Min.	Тур.	Max.	Units
f _{SCL}	SCL clock frequency	0	-	400	kHz
t _{HDS}	Hold time (repeated) START condition	0.6	-	-	μs
t _{LO}	Low period of SCL	1.3	-	-	μs
t _{HI}	High period of SCL	0.6	-	-	μs
t _{sus}	Set-up time for (repeated) START condition	0.6	-	-	μs
t _{HDD}	Data hold time measured from falling edge of SCL	0	-	-	μs
t _{SUD}	Data set-up time measured from rising edge of SCL	0.1	-	-	μs
t _r	Rise time of SDA and SCL	-	-	0.3	μs
t _f	Fall time of SDA and SCL	-	-	0.3	μs
t _{SUP}	Set-up time for STOP condition	0.6	-	-	μs
t _{BUF}	Bus-free time between a STOP and START condition	1.3	-	-	μs
t _{VDD}	Data valid time	-	-	0.9	μs
t _{VDA}	Data valid acknowledge time	-	-	0.9	μs
t _{SP}	Pulse Width of Suppressed Spike	0	-	50	ns

Table 12 TWI Fast Mode Timing Parameters

Table 13 TWI Pull-up Resistors and Bus Capacitance

Symbol	Parameter	Min.	Тур.	Max.	Units
R _p	Pull-up resistor for each bus line	R _{pmin}	-	R _{pmax}	Ω
C _b	Capacitive load for each bus line	-	-	400	pF

Equation 1 shows the maximum value of the pull-up resistor (R_{pmax}) is a function of the estimated bus capacitance (C_b) and the maximum rise time (t_r) specified in Table 11 and Table 12:

Equation 1 Maximum Pull-up Resistor Value

$$R_{p\max} = \frac{t_r}{0.8473 \times C_h}$$

The CMX655D supply voltage (VDD_AD) and sink current capability (I_{OL}) limit the minimum value of the pull-up resistor (R_{pmin}) as shown in Equation 2:

Equation 2 Minimum Pull-up Resistor Value

$$R_{p\min} = \frac{VDD_AD}{I_{OL}}$$

The value of I_{OL} is provided in 7.1.3.1.

© 2022 CML Microsystems Plc

CMX655D

7.1.3.5 SAI

Figure 42 shows LRCLK/FS, SDO and SDI sampled on the rising edge of BCLK. The timing parameters also apply if the sense of BCLK is inverted.



Figure 42 SAI Timing Diagram

Table 14 SAI Timing Parameters

Symbol	Parameter	Min.	Тур.	Max.	Units
t _{ск}	Clock period.	270	-	-	ns
t _{CKL}	Clock low-time.	135	-	-	ns
t _{скн}	Clock high-time.	135	-	-	ns
t _{DT}	Transmit data delay time.	-	-	25 ⁵	ns
t _{нт}	Transmit data hold time.	135	-	-	ns
t _{sr}	Receive data set-up time.	55	-	-	ns
t _{HR}	Receive data hold time.	0	-	-	ns

7.1.3.6 Digital Microphone Interface



Figure 43 Digital Microphone Timing Diagram

Table 15 Digital Microphone Timing Parameters

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units
f	MICCLK frequency @ 8/16/32ksps	6	-	2.048	-	MHz
TMICCLK	MICCLK frequency @ 48ksps	7	-	3.072	-	MHz
t _{su}	MICDI set-up time before rising/falling MICCLK		20	-	-	ns
t _{HD}	MICDI hold time after rising/falling MICCLK		0	-	-	ns

⁵ Maximum figure quoted for 10pF load on SDO.

⁷ If operating from LPOSC then MICCLK = LPOSC/8 so for 30 MHz maximum LPOSC the maximum MICCLK frequency is 3.75 MHz.

⁶ If operating from LPOSC then MICCLK = LPOSC/12 so for 30 MHz maximum LPOSC the maximum MICCLK frequency is 2.5 MHz.

7.2 Typical Performance Characteristics

For the graphs in this section, the following conditions apply: VDD_PA = VDD_A = 3.3V. $T_{AMB} = 25^{\circ}C$

7.2.1 THD+N vs. Level performance



Figure 44 Class D amplifier THD+N vs. Level 48ksps



Figure 45 Class D amplifier THD+N vs. Level 32ksps



Figure 46 Class D amplifier THD+N vs. Level 16ksps



Figure 47 Class D amplifier THD+N vs. Level 8ksps



Figure 48 Line out amplifier THD+N vs. Level 48/32/16/8ksps

 $[\]ensuremath{\textcircled{}^{\circ}}$ 2022 CML Microsystems Plc

7.2.2 THD+N vs. Frequency performance

As the A-weighted filter does not produce a flat response across the audio bandwidth the frequency vs THD+N plots have been reported with no filter applied.

The results are also limited to ~6666Hz to ensure the 3rd harmonic was inside the measurement bandwidth of 20kHz



Figure 49 Class D amplifier THD+N vs. Frequency 48ksps



Figure 50 Class D amplifier THD+N vs. Frequency 32ksps

© 2022 CML Microsystems Plc



Figure 51 Class D amplifier THD+N vs. Frequency 16ksps



Figure 52 Class D amplifier THD+N vs. Frequency 8ksps



Figure 53 Line out amplifier THD+N vs. Frequency 48/32/16/8ksps

7.2.3 Class D Amplifier Efficiency



Figure 54 Class D amplifier efficiency 4Ω



Figure 55 Class D Amplifier Efficiency 8Ω

7.2.4 Filter Performance Speaker Channel



Figure 56 Low Pass Filter Response Speaker Channel



Figure 57 High Pass Filter Response Speaker Channel

^{© 2022} CML Microsystems Plc

7.2.5 Filter Performance Microphone Channel





Figure 58 Low Pass Filter response Microphone Channels





Figure 59 High Pass Filter Response Microphone Channels

© 2022 CML Microsystems Plc

7.3 Packaging

7.3.1 CMX655D



Depending on the method of lead termination at the edge of the package, pull back (L1) may be present. L minus L1 to be equal to, or greater than 0.3mm The underside of the package has an exposed metal pad which should ideally be soldered to the pcb to enhance the thermal conductivity and mechanical strength of the package fixing. Where advised, an electrical connection to this metal pad may also be required



© 2022 CML Microsystems Plc

Handling precautions: This product includes input protection, however, precautions should be taken to prevent device damage from electro-static discharge. CML does not assume any responsibility for the use of any circuitry described. No IPR or circuit patent licences are implied. CML reserves the right at any time without notice to change the said circuitry and this product specification. CML has a policy of testing every product shipped using calibrated test equipment to ensure compliance with this product specification. Specific testing of all circuit parameters is not necessarily performed.

	United Kingdom	p: +44 (0) 1621 875500	e: sales@cmlmicro.com techsupport@cmlmicro.com			
	Singapore	p: +65 62888129	e: sg.sales@cmlmicro.com sg.techsupport@cmlmicro.com			
	United States	p: +1 336 744 5050 800 638 5577	e: us.sales@cmlmicro.com us.techsupport@cmlmicro.com			
www.cmlmicro.com						