

# 18-Mbit (512K × 36/1M × 18) Flow-Through SRAM with NoBL™ Architecture (With ECC)

#### **Features**

- No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles
- Supports up to 133-MHz bus operations with zero wait states

  □ Data is transferred on every clock
- Pin-compatible and functionally equivalent to ZBT<sup>™</sup> devices
- Internally self-timed output buffer control to eliminate the need to use OE
- Registered inputs for flow through operation
- Byte write capability
- 3.3 V/2.5 V I/O power supply (V<sub>DDQ</sub>)
- Fast clock-to-output times

  □ 6.5 ns (for 133-MHz device)
- Clock enable (CEN) pin to enable clock and suspend operation
- Synchronous self-timed writes
- Asynchronous output enable
- Available in JEDEC-standard Pb-free 100-pin TQFP packages
- Three chip enables for simple depth expansion
- Automatic power-down feature available using ZZ mode or CE deselect
- Burst capability linear or interleaved burst order
- Low standby power
- On chip Error Correction Code (ECC) to reduce Soft Error Rate (SER)

#### **Functional Description**

The CY7C1371KV33/CY7C1371KVE33/CY7C1373KV33 are 3.3 V, 512K × 36/1M × 18 synchronous flow through burst SRAM designed specifically to support unlimited true back-to-back read/write operations with no wait state insertion. The CY7C1371KV33/CY7C1371KVE33/CY7C1373KV33 are equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

Write operations are controlled by the two or four byte write select  $(BW_X)$  and a write enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables ( $CE_1$ ,  $CE_2$ ,  $CE_3$ ) and an asynchronous output enable (OE) provide for easy bank selection and output tristate control. To avoid bus contention, the output drivers are synchronously tristated during the data portion of a write sequence.


#### **Selection Guide**

Description		133 MHz	100 MHz	Unit
Maximum access time		6.5	8.5	ns
Maximum operating current	× 18	129	114	mA
	× 36	149	134	mA


**Cypress Semiconductor Corporation**Document Number: 001-97852 Rev. \*E



## Logic Block Diagram - CY7C1371KV33




## Logic Block Diagram - CY7C1371KVE33





# Logic Block Diagram - CY7C1373KV33





## **Contents**


Pin Configurations	5
Pin Definitions	7
Functional Overview	9
Single Read Accesses	9
Burst Read Accesses	9
Single Write Accesses	9
Burst Write Accesses	9
Sleep Mode	
Interleaved Burst Address Table	10
Linear Burst Address Table	10
ZZ Mode Electrical Characteristics	10
Truth Table	11
Partial Truth Table for Read/Write	12
Partial Truth Table for Read/Write	12
Maximum Ratings	13
Operating Range	13
Neutron Soft Error Immunity	
Electrical Characteristics	

Capacitance	
Thermal Resistance	15
AC Test Loads and Waveforms	15
Switching Characteristics	16
Switching Waveforms	17
Ordering Information	
Ordering Code Definitions	20
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	22
Document History Page	23
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC®Solutions	24
Cypress Developer Community	
Technical Support	



## **Pin Configurations**


Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout CY7C1371KV33/CY7C1371KVE33





## Pin Configurations (continued)

Figure 2. 100-pin TQFP (14 × 20 × 1.4 mm) pinout CY7C1373KV33





## **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
$\overline{\underline{BW}}_{A}, \overline{\underline{BW}}_{B}, \\ \overline{BW}_{C}, \overline{BW}_{D}$	Input- synchronous	Byte write inputs, active LOW. Qualified with WE to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- synchronous	<b>Write enable input, active LOW</b> . Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- synchronous	Advance/load input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD must be driven LOW to load a new address.
CLK	Input-clock	Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input- synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and $\overline{\text{CE}_3}$ to select/deselect the device.
CE <sub>3</sub>	Input- synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\text{CE}_2$ to select/deselect the device.
ŌĒ	Input- asynchronous	<b>Output enable, asynchronous input, active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
CEN	Input- synchronous	Clock enable input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM. When deasserted HIGH the Clock signal is masked. While deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required.
ZZ	Input- asynchronous	<b>ZZ "sleep" input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.



## Pin Definitions (continued)

Name	I/O	Description
DQ <sub>s</sub>	I/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{OE}$ . When $\overline{OE}$ is asserted LOW, the pins behave as outputs. When HIGH, $\overline{DQ}_s$ and $\overline{DQP}_{[A:D]}$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>X</sub>	I/O- synchronous	<b>Bidirectional data parity I/O lines.</b> Functionally, these signals are identical to DQ <sub>s</sub> .
MODE	Input strap pin	<b>Mode input. Selects the burst order of the device.</b> When tied to Gnd selects linear burst sequence. When tied to V <sub>DD</sub> or left floating selects interleaved burst sequence.
$V_{DD}$	Power supply	Power supply inputs to the core of the device.
$V_{\mathrm{DDQ}}$	I/O power supply	Power supply for the I/O circuitry.
$V_{SS}$	Ground	Ground for the device.
NC	_	<b>No connects</b> . Not internally connected to the die. NC/(36 M, 72 M, 144 M, 288M, 576M, 1G)are address expansion pins and are not internally connected to the die.



#### **Functional Overview**

The CY7C1371KV33/CY7C1371KVE33/CY7C1373KV33 is a synchronous flow through burst SRAM designed specifically to eliminate wait states during write-read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t<sub>CDV</sub>) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three chip enables ( $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$ ) active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the write enable (WE).  $\overline{\text{BW}}_X$  can be used to conduct byte write operations.

Write operations are qualified by the write enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  simplify depth expansion. All operations (reads, writes, and deselects) are pipelined. ADV/LD must be driven LOW after the device has been deselected to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when these conditions are satisfied at clock rise:

- CEN is asserted LOW
- $\blacksquare$   $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  are all asserted active
- The write enable input signal WE is deasserted HIGH
- ADV/LD is asserted LOW.

The address presented to the address inputs is latched into the address register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided OE is active LOW. After the first clock of the read access, the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (read/write/deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output is tristated immediately.

#### **Burst Read Accesses**

The CY7C1371KV33/CY7C1371KVE33/CY7C1373KV33 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up\_to four reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in the Single

Read Accesses section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use  $A_0$  and  $A_1$  in the burst sequence, and wraps <u>around</u> when incremented sufficiently. A HIGH input on ADV/LD increments the inte<u>rnal burst</u> counter regardless of the state of chip enable inputs or  $\overline{WE}$ .  $\overline{WE}$  is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $CE_1$ ,  $CE_2$ , and  $CE_3$  are all asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address bus is loaded into the address register. The write signals are latched into the control logic block. The data lines are automatically tristated regardless of the state of the  $\overline{OE}$  input signal. This allows the external logic to present the data on DQs and DQP<sub>X</sub>.

On the next clock rise the data presented to DQs and DQP $_{\rm X}$  (or a subset for byte write operations, see truth table for details) inputs is latched into the device and the write is complete. Additional accesses (read/write/deselect) can be initiated on this cycle.

The data written during the write operation is controlled by  $\overline{BW}_X$  signals. The CY7C1371KV33/CY7C1371KVE33/

CY7C1373KV33 provides byte write capability that is described in the truth table. Asserting the write enable input (WE) with the selected byte write select input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1371KV33/CY7C1371KVE33/

CY7C1373KV33 is a common I/O device, data must not be driven into the device while the outputs are active. The output enable ( $\overline{\text{OE}}$ ) can be deasserted HIGH before presenting data to the DQs and DQP $_{\text{X}}$  inputs. Doing so tristates the output drivers. As a safety precaution, DQs and DQP $_{\text{X}}$  are automatically tristated during the data portion of a write cycle, regardless of the state of  $\overline{\text{OE}}$ .

#### **Burst Write Accesses**

The CY7C1371KV33/CY7C1371KVE33/CY7C1373KV33 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four write operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as described in the Single Write Accesses section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE1, CE2, and CE3) and WE inputs are ignored and the burst counter is incremented. The correct  $\overline{BW}_X$  inputs must be driven in each cycle of the burst write, to write the correct bytes of data.



## Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

#### **Interleaved Burst Address Table**

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### **Linear Burst Address Table**

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	65	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	-	ns

Document Number: 001-97852 Rev. \*E Page 10 of 24



## **Truth Table**

The truth table for CY7C1371KV33/CY7C1371KVE33/CY7C1373KV33 are as follows. [1, 2, 3, 4, 5, 6, 7]

Operation	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADV/LD	WE	$\overline{\text{BW}}_{\text{X}}$	OE	CEN	CLK	DQ
Deselect cycle	None	Н	Х	Х	L	L	Χ	Х	Χ	L	L->H	Tristate
Deselect cycle	None	Х	Х	Н	L	L	Χ	Х	Χ	L	L->H	Tristate
Deselect cycle	None	Х	L	Х	L	L	Χ	Х	Χ	L	L->H	Tristate
Continue deselect cycle	None	Х	Х	Х	L	Н	Χ	Х	Χ	L	L->H	Tristate
Read cycle (begin burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data out (Q)
Read cycle (continue burst)	Next	Х	Х	Х	L	Н	Χ	Х	L	L	L->H	Data out (Q)
NOP/dummy read (begin burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tristate
Dummy read (continue burst)	Next	Х	Х	Х	L	Н	Χ	Х	Н	L	L->H	Tristate
Write cycle (begin burst)	External	L	Н	L	L	L	L	L	Χ	L	L->H	Data in (D)
Write cycle (continue burst)	Next	Х	Х	Х	L	Н	Χ	L	Χ	L	L->H	Data in (D)
NOP/write abort (begin burst)	None	L	Н	L	L	L	L	Н	Χ	L	L->H	Tristate
Write abort (continue burst)	Next	Х	Х	Х	L	Н	Χ	Н	Χ	L	L->H	Tristate
Ignore clock edge (stall)	Current	Х	Х	Х	L	Х	Χ	Х	Χ	Н	L->H	-
Sleep mode	None	Х	Х	Х	Н	Х	Χ	Х	Χ	Х	Х	Tristate

#### Notes

- 1. X = "Don't Care." H = Logic HIGH, L = Logic LOW.  $\overline{BW}_X$  = 0 signifies at least one byte write select is active,  $\overline{BW}_X$  = valid signifies that the desired byte write selects are asserted, see truth table for details.

  2. Write is defined by  $\overline{BW}_X$ , and  $\overline{WE}$ . See Truth Table for read/write.

  3. When a write cycle is detected, all I/Os are tristated, even during byte writes.

  4. The DQs and DQP<sub>X</sub> pins are controlled by the current cycle and the  $\overline{OE}$  signal.  $\overline{OE}$  is asynchronous and is not sampled with the clock.

- CEN = H, inserts wait states.
- 6. Device powers up deselected and the I/Os in a tristate condition, regardless of OE.
  7. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>X</sub> = tristate when OE is inactive or when the device is deselected, and DQs and DQP<sub>X</sub> = data when OE is active.



## **Partial Truth Table for Read/Write**

The Partial Truth Table for Read/Write for CY7C1371KV33/CY7C1371KVE33 follows. [8, 9, 10]

Function (CY7C1371KV33/CY7C1371KVE33)	WE	BW <sub>A</sub>	BW <sub>B</sub>	BW <sub>C</sub>	BW <sub>D</sub>
Read	Н	Х	Х	Х	Х
Write no bytes written	L	Н	Н	Н	Н
Write byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	L	Н	Н	Н
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	Н	L	Н	Н
Write byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	L	Н	Н	L	Н
Write byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	L	Н	Н	Н	L
Write all Bytes	L	L	L	L	L

## **Partial Truth Table for Read/Write**

The Partial Truth Table for Read/Write for CY7C1373KV33 follows. [8, 9, 10]

Function (CY7C1373KV33)	WE	BW <sub>A</sub>	BW <sub>B</sub>
Read	Н	Х	Х
Write - no bytes written	L	Н	Н
Write byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	L	Н
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	Н	L
Write all bytes	L	L	L

<sup>Notes
8. X = "Don't Care." H = Logic HIGH, L = Logic LOW. BW<sub>X</sub> = 0 signifies at least one byte write select is active, BW<sub>X</sub> = valid signifies that the desired byte write selects are asserted, see Truth Table on page 11 for details.
9. Write is defined by BW<sub>X</sub>, and WE. See Truth Table on page 11 for read/write.
10. Table only lists a partial listing of the byte write combinations. Any Combination of BW<sub>X</sub> is valid Appropriate write is based on which byte write is active.</sup> 



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

· · · · · · · · · · · · · · · · · · ·	
Storage temperature	—65 °C to +150 °C
Ambient temperature with power applied	–55 °C to +125 °C
Supply voltage on V <sub>DD</sub> relative to 0	GND0.5 V to +4.6 V
Supply voltage on $V_{\text{DDQ}}$ relative to	GND –0.5 V to +V <sub>DD</sub>
DC voltage applied to outputs in tristate	–0.5 V to V <sub>DDQ</sub> + 0.5 V
DC input voltage	0.5 V to V <sub>DD</sub> + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 3015)	> 2001 V
Latab up aurrant	> 200 m A

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	$V_{\mathrm{DDQ}}$	
Commercial	0 °C to +70 °C	3.3 V – 5% /		
Industrial	-40 °C to +85 °C	+ 10%	$V_{DD}$	

## **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU (Device without ECC)	Logical Single-Bit Upsets	25 °C	<5	5	FIT/ Mb
LSBU (Device with ECC)			0	0.01	FIT/ Mb
LMBU	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single Event Latch up	85 °C	0	0.1	FIT/ Dev

<sup>\*</sup> No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

#### **Electrical Characteristics**

Over the Operating Range

Parameter [11, 12]	Description	Test Conditions	Min	Max	Unit
$V_{DD}$	Power Supply Voltage		3.135	3.6	V
$V_{\mathrm{DDQ}}$	I/O Supply Voltage	for 3.3 V I/O	3.135	$V_{DD}$	V
		for 2.5 V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA	2.4	_	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA	2.0	_	V
V <sub>OL</sub>	Output LOW Voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA	_	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[11]</sup>	for 3.3 V I/O	2.0	V <sub>DD</sub> + 0.3	V
		for 2.5 V I/O	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[11]</sup>	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>	-30	_	μΑ
		Input = V <sub>DD</sub>	_	5	μΑ
	Input Current of ZZ	Input = V <sub>SS</sub>	-5	_	μΑ
		Input = V <sub>DD</sub>	_	30	μΑ

#### Notes

<sup>11.</sup> Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 12.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min.)}$  of at least 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



## **Electrical Characteristics** (continued)

Over the Operating Range

Parameter [11, 12]	Description	Test Cor	nditions		Min	Max	Unit
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Outp	$GND \le V_I \le V_{DDQ}$ , Output Disabled			5	μА
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max.,	100 MHz	× 18	_	114	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{CYC}$		× 36	_	134	
		W. C.	133 MHz	× 18	_	129	
				× 36	_	149	
I <sub>SB1</sub>	Automatic CE Power-down Max. V <sub>DD</sub> , 100 MHz	100 MHz	× 18	_	75	mA	
	Current – TTL Inputs	Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{II}$ ,		× 36	_	80	
	$f = f_{MAX}$	$V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL},$ $f = f_{MAX} = 1/t_{CYC}$	133 MHz	× 18	_	75	
				× 36	_	80	]
I <sub>SB2</sub>	Automatic CE Power-down Current – CMOS Inputs	Max. V <sub>DD</sub> ,	All speed grades	× 18	_	65	mA
		Device Deselected, $V_{IN} \le 0.3 \text{ V or}$ $V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ f = 0		× 36	-	70	
I <sub>SB3</sub>	Automatic CE Power-down	Max. V <sub>DD</sub> ,	100 MHz	× 18	_	75	mA
	Current – CMOS Inputs	Device Deselected, V <sub>IN</sub> ≤ 0.3 V or		× 36	_	80	
		$V_{IN}^{IN} \ge V_{DDQ} - 0.3 \text{ V},$ $f = f_{MAX} = 1/t_{CYC}$	133 MHz	× 18	_	75	
		I - IMAX - I/ICYC		× 36	_	80	
I <sub>SB4</sub>	Automatic CE Power-down	Max. V <sub>DD</sub> ,	All speed	× 18	_	65	mA
	Current – TTL Inputs	$ \begin{array}{l} \text{Device Deselected,} \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \\ f = 0 \end{array} $	grades	× 36	_	70	



## Capacitance

Parameter	Description	Test Conditions	100-pin TQFP Package	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	5	pF
C <sub>CLK</sub>	Clock input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 2.5 \text{ V}$	5	pF
C <sub>IO</sub>	Input/output capacitance		5	pF


## **Thermal Resistance**

Parameter	Description	Test Conditions	s	100-pin TQFP Package	Unit
$\Theta_{JA}$	Thermal resistance	Test conditions follow standard test			°C/W
	(junction to ambient)	methods and procedures for measuring thermal impedance, per	With Air Flow (1 m/s)	33.19	°C/W
		1 71	With Air Flow (3 m/s)	30.44	°C/W
$\Theta_{JB}$	Thermal resistance (junction to board)			24.07	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)			8.36	°C/W


## **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms

#### 3.3 V I/O Test Load



#### 2.5 V I/O Test Load





## **Switching Characteristics**

Over the Operating Range


Parameter [13, 14]	B	133	MHz	100 MHz		I
Parameter [10, 14]	Description	Min	Max	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[15]</sup>	1	_	1	_	ms
Clock		1	•	•	•	
t <sub>CYC</sub>	Clock cycle time	7.5	_	10	_	ns
t <sub>CH</sub>	Clock HIGH	2.1	_	2.5	_	ns
t <sub>CL</sub>	Clock LOW	2.1	_	2.5	_	ns
Output Times		<u> </u>	•	•	•	_
t <sub>CDV</sub>	Data output valid after CLK rise	_	6.5	_	8.5	ns
t <sub>DOH</sub>	Data output hold after CLK rise	2.0	_	2.0	_	ns
t <sub>CLZ</sub>	Clock to low Z [16, 17, 18]	2.0	_	2.0	_	ns
t <sub>CHZ</sub>	Clock to high Z [16, 17, 18]	_	4.0	_	5.0	ns
t <sub>OEV</sub>	OE LOW to output valid	_	3.2	_	3.8	ns
t <sub>OELZ</sub>	OE LOW to output low Z [16, 17, 18]	0	_	0	_	ns
t <sub>OEHZ</sub>	OE HIGH to output high Z [16, 17, 18]	_	4.0	_	5.0	ns
Setup Times			•	•	•	
t <sub>AS</sub>	Address setup before CLK rise	1.5	_	1.5	_	ns
t <sub>ALS</sub>	ADV/LD setup before CLK rise	1.5	_	1.5	_	ns
t <sub>WES</sub>	WE, BW <sub>X</sub> setup before CLK rise	1.5	_	1.5	_	ns
t <sub>CENS</sub>	CEN setup before CLK rise	1.5	_	1.5	_	ns
t <sub>DS</sub>	Data input setup before CLK rise	1.5	_	1.5	_	ns
t <sub>CES</sub>	Chip enable setup before CLK rise	1.5	_	1.5	_	ns
Hold Times			•	•	•	
t <sub>AH</sub>	Address hold after CLK rise	0.5	_	0.5	_	ns
t <sub>ALH</sub>	ADV/LD hold after CLK rise	0.5	_	0.5	_	ns
t <sub>WEH</sub>	WE, BW <sub>X</sub> hold after CLK rise	0.5	_	0.5	_	ns
t <sub>CENH</sub>	CEN hold after CLK rise	0.5	_	0.5	_	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.5	_	0.5	_	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	-	0.5	_	ns

- 13. Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
  14. Test conditions shown in (a) of Figure 3 on page 15 unless otherwise noted.
  15. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially, before a read or write operation can be initiated.
- 16. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 3 on page 15. Transition is measured ±200 mV from steady-state voltage.
- 17. At any voltage and temperature, to the total state of the same data bus. These specifications do not imply a bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.
- 18. This parameter is sampled and not 100% tested.



## **Switching Waveforms**

Figure 4. Read/Write Waveforms [19, 20, 21]



DON'T CARE UNDEFINED


<sup>19.</sup> For this waveform ZZ is tied LOW.

<sup>20.</sup> When  $\overline{\text{CE}}$  is LOW,  $\overline{\text{CE}}_1$  is LOW,  $\overline{\text{CE}}_2$  is HIGH and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH,  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW or  $\overline{\text{CE}}_3$  is HIGH. 21. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



## Switching Waveforms (continued)

Figure 5. NOP, STALL AND DESELECT Cycles [22, 23, 24]



#### Notes

<sup>22.</sup> For this waveform ZZ is tied LOW.


 $<sup>\</sup>overline{\text{CE}}_3$ . When  $\overline{\text{CE}}$  is LOW,  $\overline{\text{CE}}_1$  is LOW,  $\overline{\text{CE}}_2$  is HIGH and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH,  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW or  $\overline{\text{CE}}_3$  is HIGH.

<sup>24.</sup> The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates CEN being used to create a pause. A write is not performed during this cycle.



## Switching Waveforms (continued)

Figure 6. ZZ Mode Timing  $^{[25,\ 26]}$ 



#### Notes

25. Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device. 26. DQs are in high Z when exiting ZZ sleep mode.




## **Ordering Information**

Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at <a href="https://www.cypress.com/products">www.cypress.com/products</a> or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <a href="http://www.cypress.com/go/datasheet/offices">http://www.cypress.com/go/datasheet/offices</a>.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1371KV33-133AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1373KV33-133AXI			Industrial
	CY7C1371KVE33-133AXI			
100	CY7C1371KV33-100AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1373KV33-100AXC			
	CY7C1371KV33-100AXI			Industrial
	CY7C1371KVE33-100AXI			


## **Ordering Code Definitions**





## **Package Diagrams**

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



51-85050 \*E



## **Acronyms**

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
CE	Chip Enable
CEN	Clock Enable
EIA	Electronic Industries Alliance
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JTAG	Joint Test Action Group
LSB	Least Significant Bit
MSB	Most Significant Bit
NoBL	No Bus Latency
OE	Output Enable
SRAM	Static Random Access Memory
TAP	Test Access Port
TCK	Test Clock
TDI	Test Data Input
TMS	Test Mode Select
TDO	Test Data Output
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic
WE	Write Enable

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
nm	nanometer
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Document Title: CY7C1371KV33/CY7C1371KVE33/CY7C1373KV33, 18-Mbit (512K × 36/1M × 18) Flow-Through SRAM with NoBL™ Architecture (With ECC) Document Number: 001-97852					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*C	4983482	DEVM	10/23/2015	Changed status from Preliminary to Final.	
*D	5085569	DEVM	01/14/2016	Post to external web.	
*E	5333298	PRIT	07/01/2016	Updated Neutron Soft Error Immunity: Updated values in "Typ" and "Max" columns corresponding to LSBU (Device without ECC) parameter. Updated to new template.	



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

**USB Controllers** 

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **PSoC®Solutions** 

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

**Cypress Developer Community** 

Forums | Projects | Video | Blogs | Training | Components

**Technical Support** 

cypress.com/support

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-97852 Rev. \*E Revised July 1, 2016 Page 24 of 24

<sup>©</sup> Cypress Semiconductor Corporation, 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, copyrights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.