

# PI3HDMI431AR

# **3:1** Active HDMI<sup>TM</sup> Compatible Switch with Optimized Equalization for Enhanced Signal Integrity

## Features

- Supply voltage,  $V_{DD} = 3.3V \pm 5\%$
- Each Port is compatible w/ DVI, HDMI<sup>TM</sup> 1.1, HDMI<sup>TM</sup> 1.2 or HDMI<sup>TM</sup> 1.3 signals
- Supports both AC-coupled and DC-coupled inputs
- Deep Color<sup>™</sup> Support
- High Performance, up to 2.5 Gbps per channel
- Switching support for 3 side band signals (SCL, SDA and HPD)
- 5V Tolerance on all side band signals
- SCL, SDA, and HPD pins are the only pins that can support HOT INSERTION
- Integrated 50-ohm (±10%) termination resistors at each high speed signal input
- Configurable output swing control (500mV, 750mV, 1000mV)
- Configurable Pre-Emphasis levels (0dB, 1.5dB, 3.5dB, & 6.0dB)
- Configurable De-Emphasis (0dB, -3.5dB, -6.0dB, -9.5dB)
- Optimized Equalization Single default setting will support all cable lengths
- 12kV HBM ESD protection on all high speed data channels
- Propagation delay  $\leq 2ns$
- High Impedance Outputs when disabled
- Packaging (Pb-free & Green): 64-contact TQFN (ZL64)

## Description

Pericom Semiconductor's PI3HDMI431AR 3:1 active switch circuit is targeted for high-resolution video networks that are based on DVI/HDMI<sup>™</sup> standards and TMDS signal processing. The PI3HDMI431AR is an active 3 TMDS to 1 TMDS receiver switch with Hi-Z outputs. The device receives differential signals from selected video components and drives the video display unit. It provides three controllable output swings that can be controlled through a single bit. The allowable output swings are 500mV, 750mV and 1000mV. This solution also provides a unique advanced pre-emphasis technique to increase rise and fall times which are reduced during transmission across long distances.

Each complete HDMI<sup>TM</sup>/DVI channel also has slower speed, side band signals, that are required to be switched. Pericom's solution provides a complete solution by integrating the side band switch together with the high speed switch in a single solution. Using Equalization at the input of each of the high speed channels, Pericom can successfully eliminate deterministic jitter caused by long cables from the source to the sink. The elimination of the deterministic jitter allows the user to use much longer cables (up to 25 meters).

The maximum DVI/HDMI<sup>™</sup> Bandwidth of 2.5 Gbps provides 12bit deep color support, which is offered by HDMI<sup>™</sup> revision 1.3. Due to its active uni-directional feature, this switch is designed for usage only for the video receiver's side. For consumer video networks, the device sits at the receiver's side to switch between multiple video components, such as PC, DVD, STB, D-VHS, etc. The PI3HDMI431AR is the industry's first active DVI/HDMI<sup>™</sup> switch compatible with HDMI<sup>™</sup> 1.1, 1.2, and 1.3 which ensures transmitting high-bandwidth video streams from video components to the display unit. The PI3HDMI431AR also provides enhanced robust ESD/EOS protection of 12kV, which is required by many consumer video networks today.

The Optimized Equalization provides the user a single optimal setting that can provide HDMI<sup>™</sup> compliance for all cable lengths: 1meter to 20meters and color depths of 8bit/ch, or 12bit/ch.

Pericom also offers the ability to fine tune the equalization settings in situations where cable length is known. For example, if 25meter cable length is required, Pericom's solution can be adjusted to 16dB EQ to accept 25meter cable length.



## **Pin Configuration**



#### HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of



## **Pin Description**

Pin #	Pin Name	I/O	Description
4, 7, 9, 12	A11, A12, A13, A14	Ι	Port 1 TMDS Positive inputs
54, 57, 59, 62	A21, A22, A23, A24	Ι	Port 2 TMDS Positive inputs
40, 43, 45, 48	A31, A32, A33, A34	Ι	Port 3 TMDS Positive inputs
3, 6, 8, 11	B11, B12, B13, B14	Ι	Port 1 TMDS Negative inputs
53, 56, 58, 61	B21, B22, B23, B24	Ι	Port 2 TMDS Negative inputs
39, 42, 44, 47	B31, B32, B33, B34	Ι	Port 3 TMDS Negative inputs
*	GND		Ground
63	HPD1	0	Port 1 HPD output
50	HPD2	0	Port 2 HPD output
36	HPD3	0	Port 3 HPD output
32	HPD_Sink	Ι	Sink side hot plug detector input. High: 5-V power signal asserted from source to sink and EDID is ready. Low: No 5-V power signal asserted from source to sink, or EDID is not ready.
34	ŌĒ	Ι	Output Enable, Active LOW
2	SCL1	I/O	Port 1 DDC Clock
52	SCL2	I/O	Port 2 DDC Clock
38	SCL3	I/O	Port 3 DDC Clock
30	SCL_Sink	I/O	Sink Side DDC Data
1	SDA1	I/O	Port 1 DDC Data
51	SDA2	I/O	Port 2 DDC Data
37	SDA3	I/O	Port 3 DDC Data
31	SDA_Sink	I/O	Sink Side DDC Data
17, 18, 19	S1, S2, S3	Ι	Source Input Selector
5, 10, 13, 22, 27, 35, 41, 46, 55, 60	V <sub>DD</sub>		3.3V Power Supply
28, 25, 23, 20	Y1, Y2, Y3, Y4	0	TMDS positive outputs
29, 26, 24, 21	Z1, Z2, Z3, Z4	0	TMDS negative outputs
33, 49	EQ_S0, EQ_S1	Ι	Equalizer controls <sup>(1)</sup>
15, 14, 16, 64	OC_S0, OC_S1, OC_S2, OC_S3	Ι	Output buffer controls Note: OC_S3 has an internal pull-up resistor. OC_S2 has an internal pull-down resistor.

#### Note:

1. EQ\_S0 has an internal pull-down and EQ\_S1 has an internal pull-up

\* = connected to external ground through bottom metal plate( ground metal pad)



## **Switch Block Diagram**





# **Truth Table**

C	Contro		S	I/O Selected		Hot Plug Detect Status		
ŌĒ	S1	S2	S3	Y/Z	SCL_Sink SDA_Sink	HPD1	HPD2	HPD3
L	Н	х	х	A1/B1	SCL1 SDA1	Hi-Z if HPD_Sink is High LOW if HPD_Sink is LOW	L	L
L	L	Н	х	A2/B2	SCL2 SDA2	L	Hi-Z if HPD_Sink is High LOW if HPD_Sink is LOW	L
L	L	L	Н	A3/B3	SCL3 SDA3	L	L	Hi-Z if HPD_Sink is High LOW if HPD_Sink is LOW
L	L	L	L	None (Hi-Z)	None (Hi-Z)	L	L	L
Н	х	х	х	None (Hi-Z)	None (Hi-Z)	L	L	L

# **OC Setting Value Logic Table**

8	Input Control Pins				Setting Value
OC_S3	OC_S2	OC_S1	OC_S0	V <sub>swing</sub> (mV)	Pre-emphasis/De-emphasis (dB)
0	0	0	0	500	none
0	0	0	1	750	none
0	0	1	0	1000	none
0	0	1	1	500	none
0	1	0	0	500	0
0	1	0	1	500	1.5
0	1	1	0	500	3.5
0	1	1	1	500	6
1	0	0	0	500	0
1	0	0	1	340	-3.5
1	0	1	0	270	-6
1	0	1	1	160	-9.5
1	1	0	0	1000	0
1	1	0	1	830	-3.5
1	1	1	0	500	-6
1	1	1	1	330	-9.5

# **EQ Setting Value Logic Table**

EQ_S1	EQ_S0	Setting Value
0	0	3dB on all high speed inputs
0	1	8dB on all high speed inputs
1	0	Optimized Equalization enabled on all high speed inputs (default value if both EQ_S0 and EQ_S1 are left floating)
1	1	16dB on all high speed inputs

HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of



### **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature Supply Voltage to Ground Potential DC Input Voltage DC Output Current Power Discinguise	0.5V to +4.0V 0.5V to V <sub>DD</sub> 120mA
Power Dissipation	

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Recommended Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Units	
V <sub>DD</sub>	Supply Voltage	3.135	3.3	3.465	V	
TA	Operating free-air temperature	0		70	°C	
TMDS Diff	erential Pins (A/B)					
V <sub>ID</sub>	Receiver peak-to-peak differential input voltage	150		1560	mVp-p	
V <sub>IC</sub>	Input common mode voltage	2		V <sub>DD</sub> + 0.01	V	
V <sub>DD</sub>	TMDS output termination voltage	3.135	3.3	3.465	V	
R <sub>T</sub>	Termination resistance	45	50	55	ohm	
	Signaling rate	0		2.5	Gbps	
Control Pin	$s (OC_Sx, EQ_Sx, S, \overline{OE})$		-			
V <sub>IH</sub>	LVTTL High-level input voltage	2		V <sub>DD</sub>	V	
V <sub>IL</sub>	LVTTL Low-level input voltage	GND		0.8	7 <sup>v</sup>	
DDC Pins (S	SCL, SCL_SINK, SDA, SDA_SINK)					
V <sub>I(DDC)</sub>	V <sub>I(DDC)</sub> Input voltage			5.5	V	
Status Pins	(HPD_SINK)					
V <sub>IH</sub>	LVTTL High-level input voltage	2		5.3	V	
V <sub>IL</sub>	LVTTL Low-level input voltage	GND		0.8		



## **TMDS** Compliance Test Results

Item	HDMI <sup>™</sup> 1.3 Spec	Pericom Product Spec	
Operating Conditions	l	I	
Termination Supply Voltage, V <sub>DD</sub>	$3.3V \le 5\%$	3.30 ± 5%	
Terminal Resistance	50-ohm ± 10%	45 to 55-ohm	
Source DC Characteristics at TP1	l	I	
Single-ended high level output voltage, VH	$V_{DD} \pm 10 mV$	$V_{DD} \pm 10 mV$	
Single-ended low level output voltage, VL	$(V_{DD} - 600mV) \le VL \le (V_{DD} - 400mV)$	$\begin{array}{l} (V_{DD} \text{ - } 600 \text{mV}) \leq \text{VL} \leq (V_{DD} \text{ - } \\ 400 \text{mV}) \end{array}$	
Single-ended output swing voltage, Vswing	$400 \text{mV} \le \text{Vswing} \le 600 \text{mV}$	$400 \text{mV} \le \text{Vswing} \le 600 \text{mV}$	
Single-ended standby (off) output voltage, Voff	$V_{DD} \pm 10 mV$	$V_{DD} \pm 10 mV$	
Transmitter AC Characteristics at TP1	1		
Risetime/Falltime (20%-80%)	$75ps \le Risetime/Falltime \le 0.4$ Tbit $(75ps \le tr/tf \le 242ps)$ @ 1.65 Gbps	240ps	
Intra-Pair Skew at Transmitter Connector, max	0.15 Tbit (90.9ps @ 1.65 Gbps)	60ps max	
Inter-Pair Skew at Transmitter Connector, max	0.2 Tpixel (1.2ns @ 1.65 Gbps)	100ps max	
Clock Jitter, max	0.25 Tbit (151.5ps @ 1.65 Gbps)	82ps max	
Sink Operating DC Characteristics at TP2	l	I	
Input Differential Voltage Level, Vdiff	$150 \le V diff \le 1200 mV$	$150mV \le V_{DIFF} \le 1200mV$	
Input Common Mode Voltage Level, V <sub>ICM</sub>	$\begin{array}{l} (\ V_{DD} \mbox{-} \mbox{300mV}) \leq Vicm \leq (\ V_{DD} \mbox{-} \mbox{37.5mV}) \\ Or \\ V_{DD} \mbox{\pm} \mbox{10\%} \end{array}$	$\begin{array}{l} (\ V_{DD} \mbox{-} \ 300mV) \leq Vicm \leq \ (\ V_{DD} \mbox{-} \ 37.5mV) \\ Or \\ V_{DD} \mbox{=} \ 10\% \end{array}$	
Sink DC Characteristics When Source Disable	ed or Disconnected at TP2	•	
Differential Voltage Level	$V_{DD} \pm 10 mV$	V <sub>DD</sub> ±10mV	



<b>Electrical Characteristics</b>	(over recommended operating conditions unless otherwise noted)
-----------------------------------	--

Symbol	Parameter	Test Conditions	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Units	
I <sub>CC</sub>	Supply Current	$V_{IH} = V_{DD}, V_{IL} = V_{DD} - 0.4V,$ $R_T = 50$ -ohm, $V_{DD} = 3.3V$ $Am/Bm = 1.65$ Gbps $HDMI^{TM}$ data		190	230	mA	
$P_D$	Power Dissipation	pattern, m = 2, 3, 4 A1/B1 = 165 MHz clock		394	657	mW	
TMDS Di	fferential Pins (A/B; Y/Z)						
V <sub>OH</sub>	Single-ended high-level output voltage		V <sub>DD</sub> - 10		V <sub>DD</sub> + 10	mV	
V <sub>OL</sub>	Single-ended low-level output voltage		V <sub>DD</sub> - 600		V <sub>DD</sub> - 400		
V <sub>swing</sub>	Single-ended output swing voltage	$V_{DD} = 3.3V, R_T = 50$ -ohm	400		600		
V <sub>OD(O)</sub>	Overshoot of output differential volt- age	Pre-emphasis/De-emphasis = $0dB$		6%	15%	2x	
V <sub>OD(U)</sub>	Undershoot of output differential volt- age			12%	25%	Vswing	
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states			0.5	5	mV	
I <sub>(OS)</sub>	Short circuit output current				12	mA	
V <sub>ODE(SS)</sub>	Steady state output differential voltage	$OC_S0 = V_{DD}, Am/Bm = 250$	560		840		
V <sub>ODE(PP)</sub>	Peak-to-peak output differential voltage	Mbps HDMI <sup>TM</sup> data pattern, $m = 2$ , 3, 4 A1/B1 = 25 MHz clock	800		1200	mVp-	
V <sub>I(open)</sub>	Single-ended input voltage under high impedance input or open input	$I_I = 10 \mu A$	V <sub>DD</sub> - 10		V <sub>DD</sub> + 10	mV	
R <sub>INT</sub>	Input termination resistance	$V_{IN} = 2.9V$	45	50	55	ohm	
DDC I/O	Pins (SCL, SCL_SINK, SDA, SDA_SIN	K)	•				
I <sub>lkg</sub>	Input leakage current	$V_I = 0.1 V_{DD}$ to $0.9 V_{DD}$ to isolated DDC ports		0.1	2	μΑ	
C <sub>IO</sub>	Input/output capacitance	$V_I = 0V$	ĺ	7.5		pF	
R <sub>ON</sub>	Switch resistance	$I_{\rm O} = 3 {\rm mA}, V_{\rm O} = 0.4 {\rm V}$	İ	25	50	ohm	
VPASS	Switch output voltage	$V_{I} = 3.3 V, I_{I} = 100 \mu A$	1.5(2)	2.0	2.5(3)	V	
Status Pin	is (HPD)		•	•			
V <sub>OL(TTL)</sub>	TTL Low-level output voltage	$I_{OL} = 8mA$			0.4	V	
Control P	ins (OC_Sx, EQ_Sx, S, $\overline{OE}$ )						
$ \mathrm{I}_{\mathrm{IH}} $	High-level digital input current	$V_{IH}$ = 2.0V or $V_{DD}$		0.1	2		
$ \mathrm{I}_{\mathrm{IL}} $	Low-level digital input current	$V_{\rm IL} = \rm{GND} \text{ or } 0.8 V \qquad \qquad 0.1$		2	μA		
Status Pin	s (HPD_SINK)						
IIH	High-level digital input current	$V_{\rm IH} = 5.3 V$		23	100		
±1H		$V_{\rm IH}$ = 2.0V or $V_{\rm DD}$ (6)		0.1	2	μΑ	
$ I_{IL} $	Low-level digital input current	$V_{IL} = GND \text{ or } 0.8V$		0.1	2		

HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of

3. The value is tested in full temperature range at 3.6V.



Switching Characteristics	(over recommended operating conditions unless otherwise noted)
---------------------------	--

Symbol	Parameter	Test Conditions	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Units
TMDS Di	ifferential Pins (Y/Z)			•		
tpd	Propagation delay			2000		
tr	Differential output signal rise time (20% - 80%)		75		240	
tf	Differential output signal fall time (20% - 80%)	$V_{DD} = 3.3V$ , $R_T = 50$ -ohm, pre-emphasis/de-emphasis = 0dB	75		240	
t <sub>sk(p)</sub>	Pulse skew			7	50	
t <sub>sk(D)</sub>	Intra-pair differential skew			23	50	
t <sub>sk(0)</sub>	Inter-pair differential skew <sup>(2)</sup>				100	ps
t <sub>jit(pp)</sub>	Peak-to-peak output jitter from Y/Z(1) residual jitter	pre-emphasis/de-emphasis = 0dB, Am/Bm = 1.65 Gbps HDMI <sup>™</sup> data		15	30	
t <sub>jit(pp)</sub>	Peak-to-peak output jitter from Y/Z(2:4) residual jitter	pattern, m = 2 ,3, 4 A1/B1 = 165 MHz clock		18	50	
t <sub>DE</sub>	De-emphasis duration	de-emphasis = -3.5dB, Am/Bm = 250 Mbps HDMI <sup>TM</sup> data pattern, m = 2, 3, 4 A1/B1 = 25 MHz clock		240		
t <sub>SX</sub>	Select to switch output			6	10	
t <sub>en</sub>	Enable time			6	10	ns
t <sub>dis</sub>	Disable time			6	10	
DDC I/O	Pins (SCL, SCL_SINK, SDA, SDA_SIN	K)		•		
t <sub>pd(DDC)</sub>	Propagation delay from SCLn to SCL_SINK or SDAn to SDA_SINK or SDA_SINK to SDAn	$C_L = 10 pF$		0.4	2.5	ns
Control a	nd Status Pins (OC_SX, EQ_SX, S, HPI	D_SINK, HPD)				
t <sub>pd(HPD)</sub>	Propagation delay (from HPD_SINK to the active port of HPD)	$C = 10\pi E$		2	6.0	
t <sub>sx(HPD)</sub>	Switch time (from port select to the lat- est valid status of HPD)	$C_L = 10 pF$		3	6.5	ns

Notes:

1. All typical values are at 25°C and with a 3.3V supply.

2.  $t_{sk(o)}$  is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of a device when inputs are tied together.

## **Application Information**

## Supply Voltage

All V<sub>DD</sub> pins are recommended to have a 0.01uF capacitor tied from V<sub>DD</sub> to GND to filter supply noise

## TMDS inputs

Standard TMDS terminations have already been integrated into Pericom's PI3HDMI431AR device. Therefore, external terminations are not required. Any unused port must be left floating and not tied to GND.



Package Mechanical: 64-Contact, TQFN (ZL)



07-0045

### **Ordering Information**

Ordering Code	Package Code	Package Description
PI3HDMI431ARZLE	ZL	64-pin, Pb-free & Green TQFN

#### Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel
- HDMI & Deep Color are trademarks of Silicon Image

#### Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of



HDMI Licensing, LLC, a wholly owned subsidiary of Silicon Image, Inc., is the agent responsible for licensing the HDMI Specification, promoting the HDMI standard and providing education on the benefits of HDMI to retailers and consumers. The HDMI Specification was developed by Sony, Hitachi, Thomson (RCA), Philips, Matsushita (Panasonic), Toshiba and Silicon Image as the digital interface standard for the consumer electronics market. The HDMI specification combines uncompressed high-definition video and multi-channel audio in a single digital interface to provide crystal-clear digital quality over a single cable. For more information about HDMI, please visit www.hdmi.org