Bi-CMOS LSI

1-Chip FM Tuner IC for Compact Portable Equipment



http://onsemi.com

Overview

The LV24250LS is an I²C-controlled single-chip FM tuner IC that integrates external components which are necessary for tuning in a compact VQLP package with dimensions of only 3.5mm×3.5mm.

Features

- FM FE
- FM IF
- MPX stereo decoder
- FLL Tuning
- Standby

Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max	Analog block supply voltage	5.0	V
	V _{DD} max	Digital block supply voltage	4.0	V
Maximum input voltage	V _{IN} 1 max	SCL, SDA, Int	V _{DD} +0.3	V
	V _{IN} 2 max	External_clk_in	V _{DD} +0.3	V
Allowable power dissipation	Pd max	Ta ≤ 70°C *	140	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

^{*:} When mounted on the specified printed circuit board (40.0mm × 50.0 mm × 0.8mm), Four layers glass epoxy (2S2P)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}	Analog block supply voltage	3.0	V
	V_{DD}	Digital block supply voltage	3.0	V
Operating supply voltage range	V _{CC} op		2.6 to 3.6	V
	V _{DD} op		2.5 to 3.6	V
	V _{IO} op	Interface voltage	2.2 to 3.6	V

Note : Supply voltage V $_{IO}$ equal V $_{DD},$ or V $_{IO}$ \leq V $_{DD}$ & V $_{IO}$ \geq 2.2 V

Operating Characteristics at Ta = 25°C, $V_{CC} = 3.0$ V, $V_{DD} = 3.0$ V, $V_{Oume} = 15/16$, Soft Mute = 1/Soft Stereo = off with the designated test circuit

Output level set with Radio Control 1 of control register map (0Dh Bit0, Bit1, Bit5 set to '1', '1')

Control 2 of control register map (0Dh Bit1 set to '1')

In addition, Set IF OSC = 170kHz, IF BW = 100% (Radio Control 1 : 0D Bit6, Bit7 set to '1', '1')

ii addition, bet ii _obc _ 17	UKI1Z, 11 _D \	V = 100% (Radio Collifol 1 : 0D Bito,	Dit/ Set to				
Parameter	Symbol	Conditions		Ratings		Unit	
r drameter	Cymbol	Conditions	min	typ	max	Orme	
Current drain	I _{CC} A	Analog block at 60dBμV EMF input		12	17	mA	
(in operation)	ICCD	Digital block at 60 dBμV EMF input		0.3	8.0	mA	
Current drain	I _{CC} A	Analog standby mode		3	30	μΑ	
(in standby)	ICCD	Digital standby mode		3	30	μΑ	
FM receive band	F_range	Refer to PCB mounting conditions to cover the FM receive band of 76M to 108MHz					
FM receive characteristics; MONO): fc = 80MHz, fr	m = 1kHz, 22.5kHzdev. Note that Soft_mute = 1, S	Soft_stereo fui	nction OFF, IF	IF-BPF used		
3dB sensitivity	-3dB LS	60dBμV, 22.5kHzdev output standard, -3dB input.		5	17	dBμV EMF	
Practical sensitivity 1	QS1	Input at S/N = 30dB De-emphasis = 75µs, SG open display		8	16	dBμV EMF	
Practical sensitivity 2 (Reference)	QS2	Input at S/N = 26dB De-emphasis = 75µs, SG terminal display		1.10		μV	
Demodulation output	Vo	60dBμV EMF, pin 19 output	80	110	160	mVrms	
Channel balance	СВ	60dBμV EMF, pin 18 output/pin 19 output	-2	0	2	dB	
Signal-to-noise ratio	S/N	60dBμV EMF, pin 19 output	48	58		dB	
Total harmonic distortion 1 (MONO)	THD1	60dBμV EMF, pin 19 output, 22.5kHz dev.		0.4	1.5	%	
Total harmonic distortion 2 (MONO)	THD2	60dBμV EMF, pin 19 output, 75.0kHz dev.		1.3	3	%	
Field intensity display level	FS	Reg1Dh_bit0 = OFF Input level at which Reg02h_bit1-3 change from 1 to 2.	3	10	20	dBμV EMF	
Mute attenuation	Mute-Att.	60dBμV EMF, pin 19 output	60	70		dB	
FM receive characteristics ; STER	EO characteris	t ics : fc = 80MHz, fm = 1kHz, V _{IN} = 60dBμV EMF	, Pilot = 10%	(7.5kHzdev), I	MPX-Filter us	sed	
Separation	SEP	L-mod, pin 19 / pin 18 output L+R signals = 30% (22.5kHz dev.)	20	35		dB	
Total harmonic distortion (Main)	THD-ST1	Main-mod (for L + R input), 19 output IHF_BPF L+R signals = 30% (22.5kHzdev.)		0.6	1.8	%	

Interface block allowable operation range at $Ta = -20 \text{ to } +70^{\circ}\text{C}, V_{SS} = 0\text{V}$

Danamatan	O. made al	Symbol Conditions		Ratings			
Parameter	Symbol			typ	max	Unit	
Supply voltage	V_{DD}		2.5		3.6	٧	
Digital block input	v_{IH}	High-level input voltage range	0.7V _{DD}		V_{DD}	٧	
	V_{IL}	Low-level input voltage range	0		0.1V _{DD}	٧	
Digital block output	l _{OL}	Output current at Low level	2.0			mA	
	V _{OL}	Output voltage at Low level I _{OL} = 2mA			0.6	٧	
External clock operating frequency	fclk_ext	Clock frequency for external input	32k	32.768k	20M	Hz	


Note: External clock input (pin 12) allows also input of the sine wave signal.

^{*} Stabilize the service voltage so as not to cause the voltage change by the noise etc.


Package Dimensions

unit: mm (typ)


3393



Pin Assignment



Block Diagram



Pin Function

Pin No.	Pin name	Description	Pin voltage	Internal equivalent circuit
1	FM-ANT1	Antenna input	1V	
2	FM-ANT2	For pin 1 single input, pin 2 is set to AC_GND via capacity		Vstabi ANT1 10kΩ 10kΩ 10kΩ 11V 11V Mixer 11V 11V 11V 11V 11V 11V 11V 1
3	V _{I/O}	Digital interface supply voltage Power pin dedicated to the interface input/output elements	VI/O	V_I/O to each interface block
4	V _{DD}	Digital supply voltage Power pin for digital block	V _{DD}	V _{DD} → to each logic block
5	INT	Interrupt line Output pin dedicated to interrupt (hardware output: used for options)		V _{DD} V _{IO} V _{IO} Σ _{250kΩ} Γ Γ Γ Γ Γ Γ Γ Γ Γ Γ Γ Γ Γ Γ Γ Γ Γ Γ Γ
6	SDA	Digital interface DATA ine Bidirectional data line. Pull up to Vio line with $3.3 \mathrm{k}\Omega$ to $10 \mathrm{k}\Omega$ resistor		V _{IO} data
7	SCL	Digital interface Clock line		V _{DD} V _{IO} → V _I O →
8 9 10 11	Package-GND	GND for package-shield BND pin for package shield	(GND)	
12	Ext_CLK_IN	Reference clock-source input for measurement External standard CLK input pin.		100Ω VIO TOLK

Continued on next page.

Pin No.	om preceding page. Pin name	Description	Pin voltage	Supplement
13	V _{CC}	Analog supply voltage Power pin for analog (tuner) block	Vcc	VCC 13 Bias Regulater to each V _{CC} block
14	Vstabi	Stabilizer voltage Local oscillator reference bias pin. NC pin to be used	2.6V	VStabi. line for each block 2.6V Bias Regulater OSC block
15	. NC	Keep this open		
16	FLL_LPF	LPF for FLL LPF pin for noise decrease when FLL operates. Capacity(0.47µF to 1.0µF) is added this pin and between Vstabi pin of 14pin. NC pin to be used		Vstabi S S S S S S S S S S S S S S S S S S S
17	MPX_OUT	MPX-signal output Stereo decoder input monitor pin. NC pin to be used	2.3V	Vstabi 100Ω 17
18	LINE-OUT-R	Radio Rch Line-output Audio R_ch output	1.2V	Vstabi Vstabi
19	LINE-OUT-L	Radio Lch Line-output Audio L_ch output	1.2V	9(8)
20 21 22 23	Package-GND	GND for package-shield GND pin for package shield	(GND)	
24	GND	GND (Analog and Digital GND) GND pin for analog (FM tuner) block and digital (control) block	(GND)	

Format of Bus Transfers

Bus transfers are primarily based on the I²C primitives

- Start condition
- Repeated start condition
- Stop condition
- Byte write
- Byte read

Start, restart, and stop conditions are specified as shown in Table 1 below.




Fig. 1 the I²C start, repeated start and stop conditions.

For details, like timing, etc., refer to specifications of I²C.

8-bit write

8-bit data is sent from the master microcomputer to LV24250LS.

Data bit consists of MSB first and LSB last.

Data transmission is latched at the rising edge of SCL in synchronization with the SCL clock generated at the master IC. Do not change data while SCL remains HIGH.

LV24250LS outputs the ACK bit between eighth and ninth falling edges of SCL




Fig. 2 Signal pattern of the I2C byte write

Read is of the same form as write, only except that the data direction is opposite. Eight data bits are sent from LV24250LS to the master while Ack is sent from the master to LV24250LS.




Fig. 3 Signal pattern of the I2C byte read

The serial clock SCL is supplied from the master side. It is essential that data bit is output from LV24250LS in synchronization with the falling edge while the master side performs latching at the rising edge.

LV24250LS latches ACK at the rising edge.

The sequence to write data D into the register A of LV24250LS is shown below.

- Start condition
- write the device address (C0h)
- write the register address, A
- write the target data, D
- stop condition




Fig. 4 Register write through I2C

When one or more data has been provided for writing, only the first data is allowed to be written.

Read sequence

- start condition
- write the device address (C0h)
- write the register address, A
- repeated start condition (or stop + start in a single master network)
- write the device address + 1 (C1h)
- read the register contents D, transmit NACK (no more data to be read)
- stop condition




Fig. 5 Register read through I2C

Interrupt Pin INT


LV24250LS has the dedicated interrupt output pin. For the active level to the host, either LOW or HIGH can be selected. The INT output pin is kept floating while the PWRAD bit is cleared during initialization.

Therefore, to avoid influence on the CPU side during initialization, it is recommended to secure the non-active state by means of the pull-up or pull-down resistor.

This enables direct INT output connection to non-masking interruption of the host CPU.

Digital interface specification (interface specification : reference)

(1). Characteristics of SDA and SCL bus line relative to the I²C bus interface



Para mada a	0	Standar	d-mode	High_Spe	unit	
Parameter	Symbol	min	max	min	max	unit
SCL clock frequency	F _{SCL}	0	100	0	400	kHz
Fall time of both SDA and SCL	Tf		300	20+0.1Cb	300	ns
Rise time of both SDA and SCL	Tr		1000	20+0.1Cb	300	ns
High time of SCL	THIGH	4.0		0.6		μS
Low time of SCL	T _{LOW}	4.7		1.3		μS
Hold time of STAT condition	T _{HD} ; STA	4.0		0.6		μS
Hold time of Data	THD ; DAT	0	3.45	0	0.9	μS
Set-up time of STAT condition	T _{SU} ; STA	4.7		0.6		μS
Set-up time of STOP condition	T _{SU} ; STO	4.0		0.6		μS
Set-up time of Data	T _{SU} ; DAT	250		100		ns
Bus free time between a STOP and	T _{BUF}	4.7		1.3		μS
Capacitivie load for each bus line	Cb		400		400	pF

^{*}Cb = Total capacitance of one bus line

(2). Register map (On Register Map)

Following is Sub address map of LV24250LS. Each register becomes 8-bit constitution.

Address	Register Name	Mode	Remark			
00h	CHIP_ID	R/W	Chip ID			
02h	RADIO_STAT	R	Status of Radio Station			
0Bh	RFCAP	R/W	RF Cap bank			
0Dh	RADIO_CTRL1	R/W	Radio Control 1			
0Eh	RADIO_CTRL2	R/W	Radio Control 2			
0Fh	RADIO_CTRL3	R/W	Radio Control 3			
10h	TNPL	R	Tune Position Low			
11h	TNPH_STAT	R	Tune Position High and Status			
19h	REF_CLK_PRS	R/W	Reference clock pre-scalar			
1Ah	REF_CLK_DIV	R/W	Reference clock divider			
1Bh	REF_CLK_OFF	R/W	Reference clock offset			
1Dh	SCN_CTRL	R/W	Scan control			
1Eh	TARGET_VAL_L	R/W	Target value Low			
1Fh	TARGET_VAL_H	R/W	Target value High			

R : Read only register R/W : Read and Write register

(3). Register description (ON Contents of each Register)

Register 00h – CHIP_ID – Chip identify register (Read/Write)

7	6	5	4	3	2	1	0
ID [7 : 0]							
bit 7-0 : ID [7 : 0] : 8-bit chip ID. LV24250LS : 15h							
Note : To abort th	ne command, write a	any value in this reg	ister.				

Register 02h – RADIO_STAT – Radio station status (Read-Only)

7	6	5	4	3	2	1	0	
RAD_IF	N/A	N/A	MO_ST		FS [2 : 0] SF50			
bit 7 :	RAD_IF: R	Radio interrupt flag.						
	0 = no in	terrupt						
	1 = interr	rupt						
	Note:							
	ield strength, stereo							
· ·	RQ pin is enabled, Ir							
This bit is clear	red by register read.	In stand-by mode ($PW_RAD = 0$), this	bit is 1				
bit 6-5 :	NA [1 : 0] :	NA 0 fixed						
bit 4 :	MO_ST : M	lono/stereo indicato	r					
	0 = Force	ed monaural						
	1 = Norm	nal (Receiving in ste	ereo mode)					
bit 3-1	FS [2:0]:	Fieldstrength:						
	0 = Low	field strength						
	7 = High	field strength						
bit 0 :	SF5DB : Fi	eldstrength +5dB :						
	0 = FS50	dB no UP						
	1 = FS50	IB UP						

Register 0Bh – RFCAP – RF Cap bank (Read/Write)

For details, refer to Application note.

register obn	INI OAI IN	a Cap bank ((Caa, VVIIIC)				
7	6	5	4	3	2	1	0
RFCAP [7:0]							
bit 7-0 :	RFCAP [7 :	0]: RF Oscillator (CAP bank				

Register 0Dh – RADIO_CTRL1 – Radio control 1 (Read/Write)

7	6	5	4	3	2	1	0	
IF_SEL	IFBWSEL	AGC_SPD	DEEM	ST_M	nMUTE	VOL [1:0]	
bit 7 :	IF_SEL : IF 0 = 150k 1 = 170k		9					
bit 6 :	IFBWSEL : 0 = 50% 1 = 100%	IF band width sett	ing					
bit 5 :		olume setting lls, refer to Bit0,1 fo	or RADIO_CTRL1					
bit 4 :	DEEM : de-emphasis 0 = 50μs : Korea, China, Europe, Japan 1 = 75μs : USA							
bit 3 :	0 = Stere	reo/mono setting to enabled to disabled (mono	mode)					
bit 2 :	nMUTE : A 0 = Mute 1 = Mute	On						
bit 1-0 :	* It contro	0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0): Minimum level	ation 4Bit with Bit1 c	of RADIO_CTRL2.			

Register 0Eh - RADIO_CTRL2 - Radio control 2 (Read/Write)

7	6	5	4	3	2	1	0				
	SOFTST [2:0]			SOFTMU [2:0]		N/A	STABI_BP				
bit 7-5 :	SOFTST [2	: 0] : Soft Stereo se	etting								
	000b = S	oft stereo level 3									
	001b = D	isable soft stereo									
	010b = Soft stereo level 1 (*)										
	100b = S	oft stereo level 2									
	Note : do	not use without the	ese value.								
	(*): reco	mmended setting									
bit 4-2 :	SOFTMU [2	2 : 0] : Soft audio m	ute setting								
	000b = S	oft audio mute level	13								
	001b = D	isable soft audio mi	ute								
	010b = S	oft audio mute level	l 1								
	100b = S	oft audio mute level	12 (*)								
	Note : do	not use without the	ese value.								
	(*): reco	mmended setting									
bit 1 :	VOL_3 : Vo	lume setting									
	For detai	ils, refer to Bit0,1 for	RADIO_CTRL1								
bit 0 :	STABI_BP : Internal regulator by-pass bit										
	0 = Interr	nal regulator operate	e (normal)								
	1 = Internal regulator by-pass										

Register 0Fh - RADIO_CTRL3 - Radio control 3 (Read/Write)

7	6	5	4	3	2	1	0
IPOL	SM IE	RAD IE	SD PM	nIF PM	EXT CLK	CFG [1:0]	PW RAD

bit 7 : IPOL : Interrupt (IRQ) Polarity

0 = IRQ active high 1 = IRQ active low

bit 6 : **SM_IE :** Command end interrupt

0 = Disable 1 = Enable

bit 5 : RAD_IE : Radio Interrupt (field strength/stereo changes)

0 = Disable 1 = Enable

bit 4 : SD_PM : Stereo decoder clock PLL mute

0 = SD PLL On (Normal Operation) 1 = SD PLL Off (Adjustment)

bit 3: nIF_PM: IF PLL mute

0 = IF PLL Off (Adjustment) 1 = IF PLL On (Normal Operation)

bit 2-1 : EXT_CLK_CFG [1 : 0] : External Clock Setting

EXT_CLK_CFG [1:0]	Reference clock
00	Off
01	NA:Do not use
10	Oscillator clock source / 32 (for high frequency source)
11	Oscillator clock source (for low frequency source)

bit 0 : PW_RAD : Radio Circuit Power

0 = Power Off (Stand-by).

1 = Power On

Note: At the time of start, PW_RAD becomes 0 (Stand-by)

Register 10h – TNPL – Tune position low (Read-Only)

	7	6	5	4	3	2	1	0		
	TUNEPOS [7 : 0]									
bi	bit 7-0 : TUNEPOS [7:0] : Current RF Frequency (Low 8bit)									

Register 11h – TNPH_STAT – Tune position high/status (Read-Only)

7	6	5	4	3	2	1	0
	ERROR [2 : 0]			TUNED	NA	TUNEPO	OS [9 : 8]

bit 7-5 :

ERROR [2:0]: Error Code

ERROR [2:0]	Remark		
0	OK, Command end (No Error)		
1	Default value after or during reset		
2	Band Limit Error		
3	DAC Limit Error		
6	Command forced End		
7	Command busy		

bit 4:

SM_IF: Command End interrupt flag

0 = No Interrupt 1 = Interrupt

This bit is set when the command is over. When the IRQ pin interrupt is allowed, the pin status is changed, Reading this register causes clearing.

bit 3 :

TUNED : Radio tuning Flag

0 = No tune

1 = Tuned

Note: This flag is set when Tuned or a station search succeeded.

This flag is cleared under 3 conditions as below.

(1) PW_RAD = 0(2) Tuning Frequency(3) FM station searching

bit 2 : **NA :** 0 (Fix)

bit 1:0: TUNEPOS [9:8]: Current RF frequency (High 2 bit)

Register 19h – REF_CLK_PRS – Reference clock prescaler (Read/Write)

7	6	5	4	3	2	1	0		
REFPRE [2:0]			REFMOD [4:0]						
bit [7 : 5] : REFPRE [2 : 0] : Reference Clock pre-scaler 0 = 1 : 1 1 = 1 : 2 7 = 1:128									
bit [4:0]: REFMOD [4:0]: 5-bit slope correction									

Register 1Ah – REF_CLK_DIV – Reference clock divider (Read/Write)

7	6	5	4	3	2	1	0			
	REFDIV [7 : 0]									
Bit 7-0 : REFDIV [7 : 0] : Reference Clock Divider 0 : Divider Value = 1 1 : Divider Value = 2										
255 : Divider Value = 256										

Register 1Bh -REF_CLK_OFF - Reference clock offset (Read/Write)

7	6	5	4	3	2	1	0			
	REFOFFS [7:0]									
Bit 7-0 : REFOFFS [7:0]: Offset register for the spread of reference clock										

Register 1Dh – SCN_CTRL – Scan control (Read/Write)

7	6	5	4	3	2	1	0
GRID [1 : 0]		FLL_ON	FLL_MODE	FS [2:0]			SHF5DB

bit 7-6 : GRID [1 : 0] : FM station search frequency interval :

0 = IFSD set 1 = 50kHz grid 2 = 100kHz grid 3 = 200kHz grid

bit 5 : FLL_ON : FLL Control

0 = FLL OFF 1 = FLL ON

During setting of the FM frequency and during seek, keep this OFF. Turn it ON after tuning.

bit 4: Reserved: 0 (Fix)

However, '1' is set when capacity is added to 16pin, and it uses it as Smoothing Filter(FLL_LPF).

bit 3-1: FS [2:0]: Field strength setting at the time of FM station search and a frequency adjustment bit

Set 1 for setting of IFSD.

bit 0 : SHF5DB : Scan stop level +5dB

Register1Eh - TARGET_VAL_L - Target Value Low Register (Read/Write)

7	6	5	4	3	2	1	0				
	TARGET [7 : 0]										
bit 7-0 :	bit 7-0 : TARGET [7:0]: Target frequency low 8 bit :										
	Tuning frequency or Limit Frequency for FM Station Search										

Register 1Fh - TARGET_VAL_H - Target Value High Register (Read/Write)

7	6	5	4	3	2	1	0			
	TARRETUS M									

TARGET [15 : 8]


bit 7-0 : TARGET [15 : 8] : Target frequency High 8 bit :

Target value of oscillator calibration, Tuning frequency value or limit frequency value for station search


Note: GRID [1:0] is not 0 TARGET [15:14] has different definition

With radio power ON, lower eight bits of the target frequency are set. Then, set higher eight bits of the target frequency to this register. The command is executed.

Test Circuit



Application Circuit




Cautions for mounting of IC

- Note1: For external part constant, the recommended value is described. Since the constant may differ during actual use with the set mounted, be sure to consider optimization.
- Note2: The single input antenna application has been described. The difference input is also possible (The signal input from 1pin and 2pin: Refer to the application note for details).
- Note3: If the spike noise between MPU and IC is large during communication, it is recommended to add limiting resistors R1, R2, and R3 between MPU and IC. 0Ω at 1.8V.
- Note4: To reduce noise from power supply, add a capacitor between V_{CC} GND and between V_{DD} GND.
- Note5: The I²C bus communication line requires pull-up resistors R5 and R6. The commonly-employed resistance value is 4.7k (4.7k to 10k). Set the pull-up voltage to the same one of V_{IO} of LV24250LS. (Supply from the same source as V_{IO} and V_{DD} is recommended.
- Note6: Please use the INT pin arbitrarily. Recommended to open when unused.

 The INT pin becomes unstable at IC startup. To protect MPU from any effects during startup, it is recommended to add either the pull-up or pull-down resistor to set the non-active mode. (This is not necessary when the MPU can be set to non-active by a software during initialization.

PCB Mounting Conditions to cover the FM Receiving Area of 76M to 108MHz


LV24250LS's PCB mounting conditions




• LV24250LS has an inductor for local oscillator on the package bottom side.

In order to cover the receiving frequency range of 76MHz to 108MHz, provide the GND layer to the first layer of Side A of PCB that is directly below the package bottom side, as shown in the figure.

Recommended layout of PCB substrate





 3.50×3.50

IC backside LV24250LS

IC directly-below_PCB recommended GND patten diagram

- With this SPL, the receiving frequency is measured under the following conditions :
- The X-value can be set freely between Min = 2.00mm and Max = 2.60mm with reference to IC. (The X-value for Our Demo Board is 2.4mm.)
- The Y-value can be set freely between Min = 1.00mm and Max = 2.40mm with reference to IC. (The Y-value for Our Demo Board is 2.30mm.)
- Avoid providing another wiring within 0.4mm of bottom layer of PCB GND as much as possible.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa