iCE40[™] LP Series Ultra Low-Power mobileFPGA[™] Family



March 30, 2012 (1.31)

Data Sheet

- LP-Series Smartphone targeted series optimized for low power
- Ultra-small footprints
- 30% faster than iCE65
- Smartphone convergence HD video image
- Proven, high-volume 40 nm, low-power CMOS technology
- Integrated Phase-Locked Loop (PLL)
 - Clock multiplication/division for display, SerDes and memory interface applications
- Up to 533 MHz PLL Output
- Reprogrammable from a variety of methods and sources
- Flexible programmable logic and programmable interconnect fabric
 - ♦ 8K look-up tables (LUT4) and flip-flops
 - Low-power logic and interconnect
- Complete iCEcube2[™] development system
 - ♦ Windows[®] and Linux[®] support
 - ◆ VHDL and Verilog logic synthesis
 - ◆ Place and route software
 - Design and IP core libraries
 - ◆ Low-cost iCEman40LP development board



| Table 1. | iCE40LF | P Ultra Low-F | Power Progra | mmable Lo | gic Family S | Summary | |
|-----------------------------------|------------|----------------|--------------|-----------|--------------|--------------------|----------|
| | Part Nu | mber | LP640 | LP1K | LP4K | LP8K | |
| Logic Cells (LUT + | Flip-Flop) |) | | 640 | 1,280 | 3,520 | 7,680 |
| RAM4K Memory Blo | ocks | | | 8 | 16 | 20 | 32 |
| RAM4K RAM bits | | | | 32K | 64K | 80K | 128K |
| Phase-Locked Loop | os (PLLs) | | | 1 | 1 | 2 | 2 |
| Configuration bits | (maximu | m) | | 120 Kb | 245 Kb | 533 Kb | 1,057 Kb |
| Core Operating Pov | wer 0 KH | z ¹ | 35 µA | 40 µA | 140 µA | 160 µA | |
| Maximum Program | mable I/ | O Pins | | 63 | 95 | 167 | 178 |
| Maximum Different | tial Input | Pairs | | 8 | 12 | 20 | 23 |
| Package | Code | Area mm | Pitch mm | Program | mable I/O | : Max I/O | (LVDS) |
| 36 ² -ball chip-scale | CM36 | 2.5x2.5 | 0.4 | 25(3) | 25(3) | | |
| 49-ball chip-scale BGA | CM49 | 3x3 | 0.4 | 35(5) | 35(5) | | |
| 81-ball chip-scale BGA | CM81 | 4x4 | 0.4 | 63(8) | 63(8) | 63(9) ³ | |
| 121-ball chip-scale | CM121 | 5x5 | 0.4 | | 95 (12) | 93 (13) | 93 (13) |
| 225-ball chip-scale | CM225 | 7x7 | 0.4 | | | 167 (20) | 178 (23) |
| 84 ² -pin quad no-lead | QN84 | 7x7 | 0.5 | | 67(7) | | |

Note 1: At 1.2V VCC Note 2: No PLL Available Note 3: Only 1 PLL Available



Ordering Information

Figure 2 describes the iCE40LP ordering codes for all packaged components. See the separate DiePlus data sheets when ordering die-based products. See the separate iCE40 Pinout Excel files for package and pinout specifications.

Figure 2: iCE40P Ordering Codes (packaged, non-die components)



iCE40LP8K-CM225 225-ball Chip-Scale BGA Package (7x7 mm footprint, 0.4 mm pitch)



Electrical Characteristics

All parameter limits are specified under worst-case supply voltage, junction temperature, and processing conditions.

Absolute Maximum Ratings

Stresses beyond those listed under Table 2 may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions is not implied. Exposure to absolute maximum conditions for extended periods of time adversely affects device reliability.

| | Table 2: Absolute Maximum Ratings | | | | | | | | | | |
|---|--|---------|---------|-------|--|--|--|--|--|--|--|
| Symbol | Description | Minimum | Maximum | Units | | | | | | | |
| VCC | Core supply Voltage | -0.5 | 1.42 | V | | | | | | | |
| VPP_2V5 | VPP_2V5 NVCM programming and operating supply | | | V | | | | | | | |
| VPP_FAST | Optional fast NVCM programming supply | | | V | | | | | | | |
| VCCIO_0 VCCIO_1 VCCIO_2 VCCIO_3 SPI_VCC | I/O bank supply voltage (I/O Banks 0, 1, 2 and 3 plus SPI interface) | -0.5 | 4.00 | V | | | | | | | |
| VIN_0 VIN_1 VIN_2 VIN_SPI VIN_3 | Voltage applied to PIO pin within a specific I/O bank (I/O Banks 0, 1, 2 and 3 plus SPI interface) | -1.0 | 3.6 | V | | | | | | | |
| VCCPLL | Analog voltage supply to the Phase Locked Loop (PLL) | -0.5 | 1.30 | V | | | | | | | |
| I _{OUT} | DC output current per pin | _ | 20 | mA | | | | | | | |
| Tյ | Junction temperature | -55 | 125 | °C | | | | | | | |
| T _{STG} | Storage temperature, no bias | -65 | 150 | °C | | | | | | | |

Recommended Operating Conditions

Table 3: Recommended Operating Conditions

| rable 5. Recommended operating conditions | | | | | | | | |
|---|--------------------------------|-------------------------------|---------|--------------|------------------|-------|--|--|
| Symbol | Desc | ription | Minimum | Nominal | Maximum | Units | | |
| VCC | Core supply voltage | High Performance, low-power | 1.14 | 1.20 | 1.26 | V | | |
| VPP_2V5 ¹ | VPP_2V5 NVCM | Release from Power-on Reset | 1.30 | — | 3.47 | V | | |
| | programming and operating | Configure from NVCM | 2.30 | — | 3.47 | V | | |
| | supply | NVCM programming | 2.30 | — | 3.00 | V | | |
| VPP_FAST ² | Optional fast NVCM programm | ing supply | Leave | e unconnecte | d in application | า | | |
| SPI_VCC | SPI interface supply voltage | 1.71 | — | 3.47 | V | | | |
| VCCIO_0 | I/O standards, all banks | standards, all banks LVCMOS33 | | | 3.47 | V | | |
| VCCIO_1 | | LVCMOS25, LVDS | 2.38 | 2.50 | 2.63 | V | | |
| VCCIO_2 VCCIO_3 | | LVCMOS18, SubLVDS | 1.71 | 1.80 | 1.89 | V | | |
| SPI_VCC | | LVCMOS15 | 1.43 | 1.50 | 1.58 | V | | |
| VCCPLL ³ | Analog voltage supply to the F | hase Locked Loop (PLL) | 1.14 | 1.20 | 1.26 | V | | |
| T _A | Ambient temperature | | -40 | — | 85 | °C | | |
| T _{PROG} | NVCM programming temperat | ure | 10 | 25 | 30 | °C | | |

Notes:

- 1. VPP_2V5 must be connected to a valid voltage, when the iCE40LP device is active.
- 2. VPP_FAST, used only for fast production programming, must be left floating or unconnected in application, except CM36 and CM49 packages MUST have VPP_FAST ball connected to VCCIO_0 ball externally.
- 3. VCCPLL must be tied to VCC when PLL is not used.



I/O Characteristics

Table 4: PIO Pin Electrical Characteristics

| Symbol | Description | Conditions | Minimum | Nominal | Maximum | Units | | | | |
|---------------------|---|-------------------------------|---------|---------|---------|-------|--|--|--|--|
| I | Input pin leakage current | $V_{IN} = VCCIO_{max}$ to 0 V | | | ±10 | μA | | | | |
| I _{oz} | Three-state I/O pin (Hi-Z) leakage current | $V_{O} = VCCIO_{max}$ to 0 V | | | ±10 | μA | | | | |
| C _{PIO} | PIO pin input capacitance | | | 6 | | рF | | | | |
| C _{GBIN} | GBIN global buffer pin input capacitance | | | 6 | | pF | | | | |
| R _{PULLUP} | Internal PIO pull-up | VCCIO = 3.3V | | 60 | | kΩ | | | | |
| | resistance during | VCCIO = 2.5V | | 80 | | kΩ | | | | |
| | configuration | VCCIO = 1.8V | | 120 | | kΩ | | | | |
| | | VCCIO = 1.5V | | 160 | | kΩ | | | | |
| V _{HYST} | Input hysteresis | VCCIO = 1.5V to 3.3V | | 50 | | mV | | | | |

NOTE: All characteristics are characterized and may or may not be tested on each pin on each device.

Single-ended I/O Characteristics

Table 5: I/O Characteristics Nominal I/O **Output Current at Output Voltage (V)** Voltage (mA) **Bank Supply** Input Voltage (V) I/O Standard Voltage Vol I_{OL} VIL V_{OH} I_{OH} VIH LVCMOS33 3.3V 0.80 2.00 0.4 2.40 8 8 2.5V 1.70 2.00 LVCMOS25 0.70 0.4 6 6 LVCMOS18 1.8V 65% VCCIO 0.4 1.40 4 4 35% VCCIO LVCMOS15 1.5V 0.4 1.20 2 2 35% VCCIO 65% VCCIO



Differential Inputs



Figure 3: Differential Input Specifications

Differential input voltage:

Table 6: Recommended Operating Conditions for Differential Inputs

 $V_{ID} = |V_{IN B} - V_{IN A}|$

| I/O | VC | CIO_3 (| (V) | | V _{ID} (mV) | | V _{ICM} (V) | | | |
|----------|------|---------|------|-----|-----------------------------|-----|-----------------------------------|----------------------------|-----------------------------------|--|
| Standard | Min | Nom | Max | Min | Nom | Max | Min | Nom | Max | |
| LVDS | 2.38 | 2.50 | 2.63 | 250 | 350 | 450 | $\frac{\text{VCCIO}_3}{2} - 0.30$ | $\frac{\text{VCCIO}_3}{2}$ | $\frac{\text{VCCIO}_3}{2} + 0.30$ | |
| SubLVDS | 1.71 | 1.80 | 1.89 | 100 | 150 | 200 | $\frac{\text{VCCIO}_3}{2} - 0.25$ | $\frac{\text{VCCIO}_3}{2}$ | $\frac{\text{VCCIO}_3}{2} + 0.25$ | |

Differential Outputs



Differential output voltage:

 $V_{OD} = |V_{OUT_B} - V_{OUT_A}|$

Table 7: Recommended Operating Conditions for Differential Outputs

| I/O | VC | CIO_x (| (V) | 2 | Ω | | V _{OD} (mV) | | V_{осм} (V) | | |
|----------|------|---------|------|-----|----------------|-----|----------------------|-----|---------------------------------|--------------------------|---------------------------------|
| Standard | Min | Nom | Max | Rs | R _P | Min | Nom | Max | Min | Nom | Max |
| LVDS | 2.38 | 2.50 | 2.63 | 150 | 140 | 300 | 350 | 400 | $\frac{\text{VCCIO}}{2} - 0.15$ | $\frac{\text{VCCIO}}{2}$ | $\frac{\text{VCCIO}}{2} + 0.15$ |
| SubLVDS | 1.71 | 1.80 | 1.89 | 270 | 120 | 100 | 150 | 200 | $\frac{\text{VCCIO}}{2} - 0.10$ | $\frac{\text{VCCIO}}{2}$ | $\frac{\text{VCCIO}}{2} + 0.10$ |

Lattice Semiconductor Corporation www.latticesemi.com



AC Timing Guidelines

The following examples provide some guidelines of device performance. The actual performance depends on the specific application and how it is physically implemented in the iCE65P FPGA using the Lattice iCEcube2 software. The following guidelines assume typical conditions (VCC = 1.0 V or 1.2 V as specified, temperature = 25 °C). Apply derating factors using the iCEcube2 timing analyzer to adjust to other operating regimes.

Programmable Logic Block (PLB) Timing

Table 8 provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in Figure 5 and Figure 6.





Table 8: Typical Programmable Logic Block (PLB) Timing

| | | | Nominal VCC | 1.2 V | |
|----------------------------|-----------------------|-----------------------|---|-------|-------|
| | | | Description | Тур. | units |
| Sequent | tial Logi | c Paths | | | |
| F _{toggle} | GBIN input | GBIN input | Flip-flop toggle frequency. DFF flip-flop output fed back to LUT4 input with 4-input XOR, clocked on same clock edge | 256 | MHz |
| t_{ско} | DFF clock input | PIO output | Logic cell flip-flop (DFF) clock-to-output time, measured from the DFF CLK input to PIO output, including interconnect delay. | 5.5 | ns |
| t_{GBCKLC} | GBIN input | DFF clock input | Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to clock input on the logic cell DFF flip-flop. | 2.1 | ns |
| t _{suli} | PIO input | GBIN input | Minimum setup time on PIO input, through LUT4, to DFF flip-flop D-input before active clock edge on the GBIN input, including interconnect delay. | 0.9 | ns |
| t_{HDLI} | GBIN input | PIO input | Minimum hold time on PIO input, through LUT4, to DFF flip-flop D-input after active clock edge on the GBIN input, including interconnect delay. | 0 | ns |
| Combin | ational L | ogic Pat | ths | | |
| t _{LUT4IN} | PIO input | LUT4 input | Asynchronous delay from PIO input pad to adjacent PLB interconnect. | 2.5 | ns |
| t _{ILO} | LUT4 input | LUT4 output | Logic cell LUT4 combinational logic propagation delay, regardless of logic complexity from input to output. | 0.48 | ns |
| t _{lut4in} | LUT4 output | PIO output | Asynchronous delay from adjacent PLB interconnect to PIO output pad. | 5.1 | ns |



Programmable Input/Output (PIO) Block

Table 9 provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in Figure 7 and Figure 8. The timing shown is for the LVCMOS25 I/O standard in all I/O banks. The iCEcube2 development software reports timing adjustments for other I/O standards.

Figure 7: Programmable I/O (PIO) Pad-to-Pad Timing Circuit



Figure 8: Programmable I/O (PIO) Sequential Timing Circuit



Table 9: Typical Programmable Input/Output (PIO) Timing (LVCMOS25)

| | | | Nominal VCC | 1.2 V | |
|---------------------------|-------------------------|-------------------------|---|-------|-------|
| | | | Description | Тур. | units |
| Synchro | nous Out | put Path | S | | |
| t _{оско} | OUTFF clock input | PIO output | Delay from clock input on OUTFF output flip-flop to PIO output pad. | 4.3 | ns |
| t_{GBCKIO} | GBIN input | OUTFF clock input | Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to clock input on the PIO OUTFF output flip-flop. | 2.0 | ns |
| Synchro | nous Inp | ut Paths | | | |
| t_{supdin} | PIO input | GBIN input | Setup time on PIO input pin to INFF input flip-flop before active clock edge on GBIN input, including interconnect delay. | 0 | ns |
| t_{hdpdin} | GBIN input | PIO input | Hold time on PIO input to INFF input flip-flop after active clock edge on the GBIN input, including interconnect delay. | 2.2 | ns |
| Pad to P | ad | | · | | |
| t _{PADIN} | PIO input | Inter- connect | Asynchronous delay from PIO input pad to adjacent interconnect. | 2.5 | ns |
| t _{PADO} | Inter- connect | PIO output | Asynchronous delay from adjacent interconnect to PIO output pad including interconnect delay. | 4.8 | ns |



RAM4K Block

Table 10 provides timing information for the logic in a RAM4K block, which includes the paths shown in Figure 9.





Table 10: Typical RAM4K Block Timing

| | | | Nominal VCC | 1.2 V | |
|----------------------------|------------------------|------------------------|--|-------|-----|
| | | | Description | Тур. | |
| Write Se | tup/Hol | d Time | | | |
| t _{suwd} | PIO input | GBIN input | Minimum write data setup time on PIO inputs before active clock edge on GBIN input, include interconnect delay. | 0.62 | ns |
| t_{HDWD} | GBIN input | PIO input | Minimum write data hold time on PIO inputs after active clock edge on GBIN input, including interconnect delay. | 0 | ns |
| Read Clo | ck-Outp | ut-Time | | | |
| t_{ckord} | RCLK clock input | PIO output | Clock-to-output delay from RCLK input pin, through RAM4K RDATA output flip-flop to PIO output pad, including interconnect delay. | 5.6 | ns |
| t_{GBCKRM} | GBIN input | RCLK clock input | Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to the RCLK clock input. | 2.0 | ns |
| Write an | d Read (| Clock Ch | aracteristics | | |
| t_{RMWCKH} | WCLK | WCLK | Write clock High time | 0.42 | ns |
| t _{RMWCKL} | RCLK | RCLK | Write clock Low time | 0.48 | ns |
| t _{RMWCYC} | | | Write clock cycle time | 0.98 | ns |
| F _{WMAX} | | | Sustained write clock frequency | 256 | MHz |



Phase-Locked Loop (PLL) Block

Table 11 provides timing information for the Phase-Locked Loop (PLL) block shown in Figure 10.



| Table 11: Phase-Locked Loop | o (PLL) Block Timing |
|-----------------------------|----------------------|
|-----------------------------|----------------------|

| | | | Nominal VCC 1.2 V | | | | | |
|---------------------------|----------|----|--|--|---------|---|-------|--|
| ~ · · · | _ | _ | | | | | | |
| Symbol | From | То | Description | Min. | Typical | Max. | Units | |
| Frequence | cy Range | | | | | | | |
| FREF | | | Input clock frequency range | 10 | — | 133 | MHz | |
| F _{оυт} | | | Output clock frequency range (cannot exceed maximum frequency supported by global buffers) | 16 | — | 533 | MHz | |
| Duty Cyc | le | | | | | | | |
| PLL _{IJ} | | | Input duty cycle | 35 | — | 65 | % | |
| Tw _{HI} | | | Input clock high time | 2.5 | — | — | ns | |
| Tw _{LOW} | | | Input clock low time 2.5 — | | | | ns | |
| PLL _{0J} | | | Output duty cycle 45 — 5 | | | | % | |
| Fine Dela | ay | | | | | | | |
| t _{FDTAP} | | | Fine delay adjustment, per tap | | 165 | | ps | |
| PLL | | | Fine delay adjustment settings | 0 | — | 15 | taps | |
| | | | Maximum delay adjustment | | 2.5 | | ns | |
| Jitter | | | | | | | | |
| PLL _{IPJ} | | | Input clock period jitter | — | — | +/- 300 | ps | |
| PLL _{OPJ} | | | PLLOUT output period jitter | output period jitter— 1% or $+/-1$ ≤ 100 outperiod | | +/- 1.1% output period or \geq 110 | ps | |
| Lock/Re | set Time | | | | | | | |
| t _{LOCK} | | | PLL lock time after receive stable, monotonic REFERENCECLK input | nonotonic — — 50 | | 50 | μs | |
| tw_{RST} | | | Minimum reset pulse width | 20 | _ | — | ns | |

Notes:

1. Output jitter performance is affected by input jitter. A clean reference clock < 100ps jitter must be used to ensure best jitter performance.

2. The output jitter specification refers to the intrinsic jitter of the PLL.



Internal Configuration Oscillator Frequency

Table 12 shows the operating frequency for the iCE40's internal configuration oscillator.

Table 12: Internal Oscillator Frequency at VCC = 1.2V

| | Oscillator | Frequen | cy (MHz) | |
|-------------------|------------------------------------|---------|----------|---|
| Symbol | Mode | Min. | Max. | Description |
| f _{OSCD} | f _{OSCD} Default 7 | | 10 | Default oscillator frequency. Slow enough to safely operate with any SPI serial PROM. |
| f _{oscl} | Low Frequency | 21 | 30 | Supported by most SPI serial Flash PROMs |
| f _{osch} | | | 50 | Supported by some high-speed SPI serial Flash PROMs |
| | Off | 0 | 0 | Oscillator turned off by default after configuration to save power. |

Configuration Timing

Table 13 shows the maximum time to configure an iCE40LP device, by oscillator mode. The calculations use the slowest frequency for a given oscillator mode from Table 12 and the maximum configuration bitstream size from Table 1, which includes full RAM4K block initialization. The configuration bitstream selects the desired oscillator mode based on the performance of the configuration data source.

Table 13: Typical SPI Master or NVCM Configuration Timing by Oscillator Mode

| ······································ | | | | | | |
|--|----------------------------|------------|---------|-----------|------------|-------|
| Symbol | Description | Device | Default | Low Freq. | High Freq. | Units |
| t _{CONFIGL} | Time from when minimum | iCE40LP640 | 53 | 25 | 11 | ms |
| | Power-on Reset (POR) | iCE40LP1K | 53 | 25 | 11 | ms |
| | threshold is reached until | iCE40LP4K | 230 | 110 | 50 | ms |
| | user application starts. | iCE40LP8K | 230 | 110 | 50 | ms |

Table 14 provides timing for the CRESET_B and CDONE pins.

Table 14: General Configuration Timing

| | | | | All Grades | | |
|-----------------------|---------------|--------------------|--|------------|---------------------|-----------------|
| Symbol | From | То | Description | Min. | Max. | Units |
| t _{creset_b} | CREST_B | CREST_B | Minimum CRESET_B Low pulse width required to restart configuration, from falling edge to rising edge | 200 | — | ns |
| t _{done_io} | CDONE High | PIO pins active | Number of configuration clock cycles after CDONE goes High before the PIO pins are activated. | — | 49 | Clock cycles |
| | | | SPI Peripheral Mode (Clock = SPI_SCK, cycles measured rising-edge to rising-edge) | | nds on frequency | |

Table 15 provides various timing specifications for the SPI peripheral mode interface.

Table 15: SPI Peripheral Mode Timing

| | | | | All Grades | | |
|-------------------------------|----------|---------|---|------------|-------|-------|
| Symbol | From | То | Description | Min. | Max. | Units |
| t_{cr_sck} | CRESET_B | SPI_SCK | Minimum time from a rising edge on CRESET_B until the first SPI write operation, first SPI_SCK. During this time, the iCE40LP FPGA is clearing its internal configuration memory | 300 | _ | μs |
| t _{suspisi} | SPI_SI | SPI_SCK | Setup time on SPI_SI before the rising SPI_SCK clock edge | 12 | — | ns |
| t_{HDSPISI} | SPI_SCK | SPI_SI | Hold time on SPI_SI after the rising SPI_SCK clock edge | 12 | — | ns |
| t _{SPISCKH} | SPI_SCK | SPI_SCK | SPI_SCK clock High time | 20 | | ns |
| t _{SPISCKL} | SPI_SCK | SPI_SCK | SPI_SCK clock Low time | 20 | — | ns |
| t _{SPISCKCYC} | SPI_SCK | SPI_SCK | SPI_SCK clock period* | 40 | 1,000 | ns |
| F _{SPI_SCK} | SPI_SCK | SPI_SCK | Sustained SPI_SCK clock frequency* | 1 | 25 | MHz |

* = Applies after sending the synchronization pattern.



Power Consumption Characteristics

Core Power

Table 16 shows the power consumed on the internal VCC supply rail when the device is filled with 16-bit binary counters, measured with a 32.768 kHz and at 32.0 MHz

| | | | iCE40LP640 | iCE40LP1K | iCE40LP4K | iCE40LP8K | |
|--------------------|----------------|------|------------|-----------|-----------|-----------|-------|
| Symbol | Description | VCC | Typical | Typical | Typical | Typical | Units |
| I _{CC0K} | f =0 | 1.2V | 35 | 40 | 140 | 160 | μA |
| I _{CC32K} | f ≤ 32.768 kHz | 1.2V | 39 | 44 | 156 | 178 | μA |
| I _{CC32M} | f = 32.0 MHz | 1.2V | 3 | 3 | 11 | 12 | mA |

Table 16: VCC Power Consumption for Device Filled with 16-Bit Binary Counters

I/O Power

Table 17 provides the static current by I/O bank. The typical current for I/O Banks 0, 1, 2 and the SPI bank is not measurable within the accuracy of the test environment. The PIOs in I/O Bank 3 use different circuitry and dissipate a small amount of static current.

| Table 17: I/O Bank Static Current (f = 0 MHz) | | | | | | | | |
|---|------------|--|---------|---------|-------|--|--|--|
| Symbol | | Description | Typical | Maximum | Units | | | |
| I _{cco o} | I/O Bank 0 | Static current consumption per I/O bank. | « 1 | | uA | | | |
| I _{CCO 1} | I/O Bank 1 | f = 0 MHz. No PIO pull-up resistors | « 1 | | uA | | | |
| I _{CCO_2} | I/O Bank 2 | enabled. All inputs grounded. All | « 1 | | uA | | | |
| I _{CCO_3} | I/O Bank 3 | outputs driving Low. | « 1 | | uA | | | |
| I _{CCO SPI} | SPI Bank | | « 1 | | uA | | | |

NOTE: The typical static current for I/O Banks 0, 1, 2, and the SPI bank is less than the accuracy of the device tester.

Power Estimator

To estimate the power consumption for a specific application, please download and use the iCE40LP Power Estimator Spreadsheet or use the power estimator built into the iCEcube2 software.



Revision History

| Version | Date | Description |
|---------|-------------|---|
| 1.31 | 30-MAR-2012 | Updated Table 1 |
| 1.3 | 22-MAR-2012 | Production Release. Updated Notes on Table 3: Recommended Operating Conditions |
| | | Updated values in Table 4, Table 5, Table 12, Table 13 and Table 17 |
| 1.21 | 5-MAR-2012 | Updated Figure 3 and Figure 4 to specify iCE40 |
| 1.2 | 13-FEB-2012 | Updated company name |
| 1.1 | 15-DEC-2011 | Moved package specifications to iCE40 Pinout Excel files. Updated Table 1 maximum IOs. |
| 1.01 | 31-OCT-2011 | Added 640, 1K and 4K to Table 13 configuration times. Updated Table 1 maximum IOs. |
| 1.0 | 11-JUL-2011 | Initial Release |

© 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Lattice Semiconductor Corporation 5555 N.E. Moore Court Hillsboro, Oregon 97124-6421 United States of America

Tel: +1 503 268 8000 Fax: +1 503 268 8347