

### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>,

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

## INTEGRATED CIRCUITS

# DATA SHEET

## 74AVC16373

16-bit D-type transparent latch; 3.6 V tolerant; 3-state

Product Specification Supersedes data of 1998 Dec 11 File under Integrated Circuits, IC24 2000 Mar 09





## 16-bit D-type transparent latch; 3.6 V tolerant; 3-state

74AVC16373

### **FEATURES**

- Wide supply voltage range from 1.2 to 3.6 V
- Complies with JEDEC standard no. 8-1A/5/7
- CMOS low power consumption
- Input/output tolerant up to 3.6 V
- Dynamic Controlled Output (DCO) circuit dynamically changes output impedance, resulting in noise reduction without speed degradation
- Low inductance multiple V<sub>CC</sub> and GND pins to minimize noise and ground bounce
- · Supports Live Insertion.


#### DESCRIPTION


The 74AVC16373 is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch, and 3-state outputs for bus oriented applications. One Latch Enable (LE) input and one Output Enable ( $\overline{OE}$ ) input are provided per 8-bit section. The 74AVC16373 consist of two sections of eight D-type transparent latches with 3-state true outputs.

The 74AVC16373 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

To ensure the high-impedance output state during power-up or power-down, pin  $\overline{OE}_n$  should be tied to  $V_{CC}$  through a pull-up resistor (Live Insertion).

A Dynamic Controlled Output (DCO) circuitry is implemented to support termination line drive during transient (see Figs 1 and 2).





## 16-bit D-type transparent latch; 3.6 V tolerant; 3-state

74AVC16373

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f \le 2.0$  ns.

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay	V <sub>CC</sub> = 1.2 V	3.6	ns
	nD <sub>n</sub> to nQ <sub>n</sub>	V <sub>CC</sub> = 1.5 V	3.1	ns
		V <sub>CC</sub> = 1.8 V	2.2	ns
		$V_{CC} = 2.5 \text{ V}$	1.6	ns
		$V_{CC} = 3.3 \text{ V}$	1.4	ns
C <sub>I</sub>	input capacitance		5.0	pF
C <sub>PD</sub>	power dissipation	notes 1 and 2		
capacitance per buffer		outputs enabled	34	pF
		outputs disabled	1	pF

#### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in Volts;

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$ 

2. The condition is  $V_I = GND$  to  $V_{CC}$ .

### **FUNCTION TABLE**

See note 1.

OPERATING MODES	INPUTS			INTERNAL	OUTPUTS
OPERATING MODES	nOE	LE	nA <sub>n</sub>	LATCHES	nY <sub>n</sub>
Enable and read register	L	Н	L	L	L
(transparent mode)	L	Н	Н	Н	Н
Latch and read register	L	L	I	L	L
(hold mode)	L	L	h	Н	Н
Latch register and disable outputs	Н	L	I	L	Z
	Н	L	h	Н	Z

### Note

1. H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;

Z = high impedance OFF-state.

# 16-bit D-type transparent latch; 3.6 V tolerant; 3-state

74AVC16373

## ORDERING AND PACKAGE INFORMATION


TYPE NUMBER		PAC			
I I FE NUMBER	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE
74AVC16373DGG	–40 to +85 °C	48	TSSOP	plastic	SOT362-1


## **PINNING**

PIN	SYMBOL	DESCRIPTION
1	1 <del>OE</del>	output enable input (active LOW)
2, 3, 5, 6, 8, 9, 11 and 12	1Q <sub>0</sub> to 1Q <sub>7</sub>	data outputs
4, 10, 15, 21, 28, 34, 39 and 45	GND	ground (0 V)
7, 18, 31 and 42	V <sub>CC</sub>	DC supply voltage
13, 14, 16, 17, 19, 20, 22 and 23	2Q <sub>0</sub> to 2Q <sub>7</sub>	data outputs
24	2 <del>OE</del>	output enable input (active LOW)
25	2LE	latch enable input (active HIGH)
26, 27, 29, 30, 32, 33, 35 and 36	2D <sub>7</sub> to 2D <sub>0</sub>	data inputs
37, 38, 40, 41, 43, 44, 46 and 47	1D <sub>7</sub> to 1D <sub>0</sub>	data inputs
48	1LE	latch enable input (active HIGH)

## 16-bit D-type transparent latch; 3.6 V tolerant; 3-state


74AVC16373






## 16-bit D-type transparent latch; 3.6 V tolerant; 3-state

74AVC16373





# 16-bit D-type transparent latch; 3.6 V tolerant; 3-state

74AVC16373

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	DC supply voltage	according to JEDEC Low Voltage	1.4	1.6	V
		Standards	1.65	1.95	V
			2.3	2.7	V
			3.0	3.6	V
		for low-voltage applications	1.2	3.6	V
VI	DC input voltage		0	3.6	V
Vo	DC output voltage	output 3-state	0	3.6	V
		output HIGH or LOW state	0	V <sub>CC</sub>	V
T <sub>amb</sub>	operating ambient temperature	in free air	-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	input rise and fall time ratios	V <sub>CC</sub> = 1.4 to 1.6 V	0	40	ns/V
		V <sub>CC</sub> = 1.65 to 2.3 V	0	30	ns/V
		V <sub>CC</sub> = 2.3 to 3.0 V	0	20	ns/V
		V <sub>CC</sub> = 3.0 to 3.6 V	0	10	ns/V

## **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5	+4.6	٧
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	_	-50	mA
VI	DC input voltage	for inputs; note 1	-0.5	+4.6	V
I <sub>OK</sub>	DC output clamping diode current	V <sub>O</sub> < 0	_	-50	mA
Vo	DC output voltage	output HIGH or LOW state; note 1	-0.5	V <sub>CC</sub> + 0.5	٧
		output 3-state; note 1	-0.5	+4.6	٧
Io	DC output sink current	$V_O = 0$ to $V_{CC}$	_	50	mA
I <sub>CC</sub> , I <sub>GND</sub>	DC V <sub>CC</sub> or GND current		_	±100	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>D</sub>	power dissipation per package	for temperature range: -40 to +85 °C; note 2	_	500	mW

### **Notes**

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. Above 60  $^{\circ}\text{C}$  the value of  $P_D$  derates linearly with 5.5 mW/K.

## 16-bit D-type transparent latch; 3.6 V tolerant; 3-state

74AVC16373

## DC CHARACTERISTICS

Over recommended operating conditions; voltages are referenced to GND (ground = 0 V).

0)/140.01	DAD AMETED	TEST CONDITIONS		Tan	<sub>nb</sub> = -40 to +8	35 °C	
SYMBOL	PARAMETER	OTHER	V <sub>CC</sub> (V)	MIN.	<b>TYP.</b> <sup>(1)</sup>	MAX.	UNIT
V <sub>IH</sub>	HIGH-level input		1.2	V <sub>CC</sub>	_	_	V
	voltage		1.4 to 1.6	$0.65 \times V_{CC}$	0.9	_	V
			1.65 to 1.95	$0.65 \times V_{CC}$	0.9	_	V
			2.3 to 2.7	1.7	1.2	_	V
			3.0 to 3.6	2.0	1.5	_	V
V <sub>IL</sub>	LOW-level input		1.2	_	_	GND	V
	voltage		1.4 to 1.6	_	0.9	$0.35 \times V_{CC}$	V
			1.65 to 1.95	_	0.9	$0.35 \times V_{CC}$	V
			2.3 to 2.7	_	1.2	0.7	V
			3.0 to 3.6	_	1.5	0.8	V
V <sub>OH</sub>	HIGH-level output	$V_I = V_{IH}$ or $V_{IL}$					
	voltage	$I_{O} = -100  \mu A$	1.65 to 3.6	V <sub>CC</sub> – 0.20	V <sub>CC</sub>	_	V
		$I_O = -3 \text{ mA}$	1.4	V <sub>CC</sub> – 0.35	V <sub>CC</sub> - 0.23	_	V
		$I_O = -4 \text{ mA}$	1.65	V <sub>CC</sub> – 0.45	V <sub>CC</sub> – 0.25	_	V
		$I_{O} = -8 \text{ mA}$	2.3	V <sub>CC</sub> – 0.55	V <sub>CC</sub> – 0.38	_	V
		$I_{O} = -12 \text{ mA}$	3.0	V <sub>CC</sub> – 0.70	V <sub>CC</sub> - 0.48	_	V
V <sub>OL</sub>	LOW-level output	$V_I = V_{IH}$ or $V_{IL}$					
	voltage	$I_{O} = 100 \mu\text{A}$	1.65 to 3.6	_	GND	0.20	V
		$I_O = 3 \text{ mA}$	1.4	_	0.18	0.35	V
		$I_O = 4 \text{ mA}$	1.65	_	0.22	0.45	V
		$I_O = 8 \text{ mA}$	2.3	_	0.37	0.55	V
		$I_O = 2 \text{ mA}$	3.0	_	0.51	0.70	V
I <sub>I</sub>	input leakage current per pin	$V_I = V_{CC}$ or GND	1.4 to 3.6	_	0.1	2.5	μА
I <sub>off</sub>	power-off leakage current	$V_I$ or $V_O = 3.6 \text{ V}$	0	_	0.1	±10	μΑ
$I_{IHZ}/I_{ILZ}$	input current for common I/O pins	$V_I = V_{CC}$ or GND	1.4 to 3.6	_	0.1	12.5	μΑ
I <sub>OZ</sub>	3-state output	$V_I = V_{IH} \text{ or } V_{IL};$	1.4 to 2.7	_	0.1	5	μΑ
	OFF-state current	$V_O = V_{CC}$ or GND	3.0 to 3.6	_	0.1	10	μΑ
I <sub>CC</sub>	quiescent supply	$V_I = V_{CC}$ or GND;	1.4 to 2.7	_	0.1	20	μΑ
	current	I <sub>O</sub> = 0	3.0 to 3.6	_	0.2	40	μA

### Note

1. All typical values are measured at  $T_{amb}$  = 25 °C.

## 16-bit D-type transparent latch; 3.6 V tolerant; 3-state

74AVC16373

## **AC CHARACTERISTICS**

 $GND = 0 \ V; \ t_r = t_f \leq 2.0 \ ns.$ 

OVMDOL	DADAMETED	TEST CONDI	TIONS	T <sub>amb</sub> :	= -40 to -	+85 °C	UNIT
SYMBOL	PARAMETER	WAVEFORMS	V <sub>CC</sub> (V)	MIN.	<b>TYP.</b> <sup>(1)</sup>	MAX.	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nD <sub>n</sub> to nQ <sub>n</sub>	see Figs 7 and 11	1.2	-	3.6	_	ns
			1.40 to 1.60	1.2	3.1	6.8	ns
			1.65 to 1.95	1.0	2.2	5.7	ns
			2.3 to 2.7	0.7	1.6	3.3	ns
			3.0 to 3.6	0.7	1.4	2.8	ns
	propagation delay nLE to nQ <sub>n</sub>	see Figs 8 and 11	1.2	_	3.6	_	ns
			1.40 to 1.60	2.5	3.1	9.4	ns
			1.65 to 1.95	2.3	2.2	7.8	ns
			2.3 to 2.7	1.3	1.6	4.2	ns
			3.0 to 3.6	0.7	1.4	3.9	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time	see Figs 9 and 11	1.2	_	5.9	_	ns
	nOE to nQ <sub>n</sub>		1.40 to 1.60	1.6	4.2	8.8	ns
			1.65 to 1.95	1.6	3.5	6.7	ns
			2.3 to 2.7	1.4	2.4	4.3	ns
			3.0 to 3.6	0.7	2.0	3.4	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time	see Figs 9 and 11	1.2	_	5.8	_	ns
	nOE to nQ <sub>n</sub>		1.40 to 1.60	2.5	4.6	9.4	ns
			1.65 to 1.95	2.3	3.6	7.8	ns
			2.3 to 2.7	1.3	1.9	4.2	ns
			3.0 to 3.6	1.2	2.1	3.9	ns
t <sub>W</sub>	nLE pulse width HIGH	see Figs 8 and 11	1.2	_	2.4	_	ns
			1.40 to 1.60	_	1.9	_	ns
			1.65 to 1.95	2.2	1.7	_	ns
			2.3 to 2.7	2.0	1.6	_	ns
			3.0 to 3.6	1.8	1.4	_	ns
t <sub>su</sub>	set-up time nD <sub>n</sub> to nLE	see Figs 10 and 11	1.2	_	0.4	_	ns
			1.40 to 1.60	1.2	0.2	_	ns
			1.65 to 1.95	1.1	0.1	_	ns
			2.3 to 2.7	+0.9	-0.1	_	ns
			3.0 to 3.6	+0.8	-0.1	_	ns
t <sub>h</sub>	hold time nD <sub>n</sub> to nLE	see Figs 10 and 11	1.2	_	-0.2	_	ns
			1.40 to 1.60	+1.1	-0.1	_	ns
			1.65 to 1.95	1.1	0.0	-	ns
			2.3 to 2.7	1.1	0.1	_	ns
			3.0 to 3.6	1.0	0.2	_	ns


## Note

1. All typical values are measured at  $T_{amb}$  = 25 °C and at  $V_{CC}$  respectively 1.2, 1.5, 1.8, 2.5 and 3.3 V.

# 16-bit D-type transparent latch; 3.6 V tolerant; 3-state

74AVC16373


## **AC WAVEFORMS**



V <sub>CC</sub>	V <sub>M</sub>	$V_{l}$
≤2.3 to 2.7 V	$0.5 \times V_{CC}$	$V_{CC}$
3.0 to 3.6 V	$0.5 \times V_{CC}$	$V_{CC}$

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage drop that occur with the output load.

Fig.7 The input  $(nD_n)$  to output  $(nQ_n)$  propagation delay.




V <sub>CC</sub>	V <sub>M</sub>	VI
≤2.3 to 2.7 V	$0.5 \times V_{CC}$	V <sub>CC</sub>
3.0 to 3.6 V	$0.5 \times V_{CC}$	V <sub>CC</sub>

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage drop that occur with the output load.

Fig.8 The latch enable input (nLE) pulse width to output (nQ<sub>n</sub>) propagation delays.

## 16-bit D-type transparent latch; 3.6 V tolerant; 3-state


74AVC16373



V <sub>CC</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>	VI
≤2.3 to 2.7 V	$0.5 \times V_{CC}$	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V	V <sub>CC</sub>
3.0 to 3.6 V	$0.5 \times V_{CC}$	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> – 0.3 V	$V_{CC}$

 $V_{\mbox{\scriptsize OL}}$  and  $V_{\mbox{\scriptsize OH}}$  are typical output voltage drop that occur with the output load.

Fig.9 3-state enable and disable times.




V <sub>CC</sub>	V <sub>M</sub>	VI
≤2.3 to 2.7 V	$0.5 \times V_{CC}$	V <sub>CC</sub>
3.0 to 3.6 V	$0.5 \times V_{CC}$	V <sub>CC</sub>

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig.10 Data set-up and hold times for nD<sub>n</sub> input to nLE input.

## 16-bit D-type transparent latch; 3.6 V tolerant; 3-state

74AVC16373




## 16-bit D-type transparent latch; 3.6 V tolerant; 3-state

74AVC16373

## PACKAGE OUTLINE

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



#### **DIMENSIONS** (mm are the original dimensions).

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT362-1		MO-153				<del>-95-02-10</del> 99-12-27

2000 Mar 09 13

## 16-bit D-type transparent latch; 3.6 V tolerant; 3-state

74AVC16373

#### **SOLDERING**

### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

#### Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

## Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to  $300~^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^{\circ}$ C.

2000 Mar 09

## 16-bit D-type transparent latch; 3.6 V tolerant; 3-state

74AVC16373

### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD				
PACKAGE	WAVE	REFLOW <sup>(1)</sup>			
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable			
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable(2)	suitable			
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable			
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable			
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable			

#### **Notes**

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

#### **DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
	accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,

220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,

Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,

72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,

Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,

Tel. +33 1 4099 6161, Fax. +33 1 4099 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,

Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division,

Gedung Philips, Jl. Buncit Raya Kav. 99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),

Tel. +39 039 203 6838. Fax +39 039 203 6800

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,

Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,

Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, Tel. +48 22 5710 000, Fax. +48 22 5710 001

Portugal: see Spain

Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW,

Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,

Tel. +27 11 471 5401, Fax. +27 11 471 5398 South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP. Brazil.

Tel. +55 11 821 2333. Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,

Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,

Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,

Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,

ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,

Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. +381 11 3341 299, Fax.+381 11 3342 553

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 2000

SCA69

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613507/02/pp16

Date of release: 2000 Mar 09

Document order number: 9397 750 06897

Let's make things better.





