

## PCI-Express Gen 1, Gen 2, & Gen 3 Quad Output CLOCK GENERATOR

#### **Features**

- PCI-Express Gen 1, Gen 2, Gen 3, Four PCI-Express clocks and Gen 4 common clock compliant
- Gen 3 SRNS Compliant
- Supports Serial ATA (SATA) at 100 MHz
- Low power, push-pull HCSL compatible differential outputs
- No termination resistors required
- Dedicated output enable hardware pins for each clock output
- Dedicated hardware pin for spread spectrum control

- 25 MHz crystal input or clock input
- Signal integrity tuning
- I<sup>2</sup>C support with readback capabilities
- Triangular spread spectrum profile for maximum electromagnetic interference (EMI) reduction
- Industrial temperature
  - -40 to 85 °C
- 3.3 V power supply
- 24-pin QFN package



# See page 18

### **Applications**

- Network attached storage
- Multi-function printer
- Wireless access point
- Routers

### **Description**


The Si52144 is a spread-spectrum enabled PCIe clock generator that can source four PCIe clocks. The device has four hardware output enable pins for enabling the outputs, and one hardware pin to control spread spectrum on PCIe clock outputs. In addition to the hardware control pins, I<sup>2</sup>C programmability is also available to dynamically control skew, edge rate and amplitude on the true, compliment, or both differential signals on the PCIe clock outputs. This control feature enables optimal signal integrity as well as optimal EMI signature on the

Refer to AN636 for signal integrity and configurability. Measuring PCIe clock jitter is quick and easy with the Silicon Labs PCIe Clock Jitter Tool. Download it for free at www.silabs.com/pcie-learningcenter.

## Pin Assignments XOUT VDD\_CORE 18 OE3 17 VDD\_DIFF 16 DIFF3 15 DIFF3 14 DIFF2 13 DIFF2 7 8 9 10 11 12

Patents pending

### **Functional Block Diagram**





2

# TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Functional Description	7
2.1. Crystal Recommendations	
2.2. OÉ Pin Definition	
2.3. OE Assertion	8
2.4. OE Deassertion	8
2.5. SSON Pin Definition	8
3. Test and Measurement Setup	9
4. Control Registers	11
4.1. I2C Interface	11
4.2. Data Protocol	11
5. Pin Descriptions: 24-Pin QFN	16
6. Ordering Guide	
7. Package Outline	19
8. Land Pattern	
Document Change List	22



## 1. Electrical Specifications

**Table 1. DC Electrical Specifications** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
3.3 V Operating Voltage	VDD core	3.3 ±5%	3.135	3.3	3.465	V
3.3 V Input High Voltage	V <sub>IH</sub>	Control input pins	2.0	_	V <sub>DD</sub> + 0.3	V
3.3 V Input Low Voltage	V <sub>IL</sub>	Control input pins	V <sub>SS</sub> - 0.3	_	0.8	V
Input High Voltage	V <sub>IHI2C</sub>	SDATA, SCLK	2.2	_	_	V
Input Low Voltage	V <sub>ILI2C</sub>	SDATA, SCLK	_	_	1.0	V
Input High Leakage Current	I <sub>IН</sub>	Except internal pull-down resistors, 0 < V <sub>IN</sub> < V <sub>DD</sub>	_	-	5	μΑ
Input Low Leakage Current	I <sub>IL</sub>	Except internal pull-up resistors, 0 < V <sub>IN</sub> < V <sub>DD</sub>	<b>-</b> 5		_	μΑ
High-impedance Output Current	I <sub>OZ</sub>		-10	1	10	μА
Input Pin Capacitance	$C_{IN}$		1.5		5	pF
Output Pin Capacitance	C <sub>OUT</sub>		_	_	6	pF
Pin Inductance	L <sub>IN</sub>		_	_	7	nΗ
Dynamic Supply Current	I <sub>DD_3.3V</sub>	All outputs enabled. Differential clocks with 5" traces and 2 pF load.	_	_	50	mA

**Table 2. AC Electrical Specifications** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal	1			I	1	l
Long-term Accuracy	L <sub>ACC</sub>	Measured at V <sub>DD</sub> /2 differential	_	_	250	ppm
Clock Input			1	I.	•	
Duty Cycle	T <sub>DC</sub>	Measured at V <sub>DD</sub> /2	45		55	%
CLKIN Rising and Falling Slew Rate	T <sub>R</sub> /T <sub>F</sub>	Measured between 0.2 $V_{DD}$ and 0.8 $V_{DD}$	0.5	_	4.0	V/ns
Cycle to Cycle Jitter	T <sub>CCJ</sub>	Measured at VDD/2	_	_	250	ps
Long Term Jitter	$T_{LTJ}$	Measured at VDD/2	_	_	350	ps
Input High Voltage	V <sub>IH</sub>	XIN/CLKIN pin	2	_	VDD+0.3	V
Input Low Voltage	$V_{IL}$	XIN/CLKIN pin	_	_	0.8	V
Input High Current	I <sub>IH</sub>	XIN/CLKIN pin, VIN = VDD	_	_	35	uA
Input Low Current	I <sub>IL</sub>	XIN/CLKIN pin, 0 < VIN < 0.8	-35	_		uA
DIFF at 0.7 V			_			
Duty Cycle	T <sub>DC</sub>	Measured at 0 V differential	45	_	55	%
Output-to-Output Skew	T <sub>SKEW</sub>	Measured at 0 V differential	_	_	50	ps
Cycle to Cycle Jitter	T <sub>CCJ</sub>	Measured at 0 V differential	_	35	50	ps
PCIe Gen 1 Pk-Pk Jitter, Common Clock	Pk-Pk	PCIe Gen 1	0	40	50	ps
PCIe Gen 2 Phase Jitter,	RMS <sub>GEN2</sub>	10 kHz < F < 1.5 MHz	0	1.8	2.0	ps
Common Clock		1.5 MHz< F < Nyquist Rate	0	1.8	2.1	ps
PCIe Gen 3 Phase Jitter, Common Clock	RMS <sub>GEN3</sub>	PLL BW of 2–4 or 2–5 MHz, CDR = 10 MHz	0	0.45	0.6	ps
PCIe Gen 3 Phase Jitter, Separate Reference No Spread, SRNS	RMS <sub>GEN3_SRNS</sub>	PLL BW of 2–4 or 2–5 MHz, CDR = 10 MHz	_	0.35	0.42	ps
PCIe Gen 4 Phase Jitter, Common Clock	RMS <sub>GEN4</sub>	PLL BW of 2–4 or 2–5 MHz, CDR = 10 MHz	_	0.45	0.6	ps
Long Term Accuracy	L <sub>ACC</sub>	Measured at 0 V differential	_	_	100	ppm
Rising/Falling Slew Rate	T <sub>R</sub> /T <sub>F</sub>	Measured differentially from ±150 mV	1	_	8	V/ns
Voltage High	$V_{HIGH}$		_	_	1.15	V
Voltage Low	$V_{LOW}$		-0.3	_	_	V
Crossing Point Voltage at 0.7 V Swing	V <sub>OX</sub>		300	_	550	mV
Spread Range	SPR	Down spread	_	-0.5	_	%
Modulation Frequency	F <sub>MOD</sub>		30	31.5	33	kHz
•			1	l	I	I

### Notes:

- Visit www.pcisig.com for complete PCIe specifications.
   Gen 4 specifications based on the PCI-Express Base Specification 4.0 rev. 0.5.
- 3. Download the Silicon Labs PCIe Clock Jitter Tool at www.silabs.com/pcie-learningcenter.



Table 2. AC Electrical Specifications (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Enable/Disable and Setup						
Clock Stabilization from Power-up	T <sub>STABLE</sub>	Measured from the point when both VDD and clock input are valid.	_	_	1.8	ms
Stopclock Set-up Time	T <sub>SS</sub>		10.0	_	_	ns

#### Notes:

- 1. Visit www.pcisig.com for complete PCIe specifications.
- 2. Gen 4 specifications based on the PCI-Express Base Specification 4.0 rev. 0.5.
- 3. Download the Silicon Labs PCIe Clock Jitter Tool at www.silabs.com/pcie-learningcenter.

**Table 3. Absolute Maximum Conditions** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Main Supply Voltage	V <sub>DD_3.3V</sub>	Functional	_	_	4.6	٧
Input Voltage	V <sub>IN</sub>	Relative to V <sub>SS</sub>	-0.5	_	4.6	$V_{DC}$
Temperature, Storage	T <sub>S</sub>	Non-functional	-65	_	150	°C
Temperature, Operating Ambient	T <sub>A</sub>	Functional	-40	_	85	°C
Temperature, Junction	TJ	Functional	_	_	150	°C
Dissipation, Junction to Case	Ø <sub>JC</sub>	JEDEC (JESD 51)	_	_	25	°C/W
Dissipation, Junction to Ambient	Ø <sub>JA</sub>	JEDEC (JESD 51)	_	_	37	°C/W
ESD Protection (Human Body Model)	ESD <sub>HBM</sub>	JEDEC (JESD 22-A114)	2000	_	_	V
Flammability Rating	UL-94	UL (Class)		V-0		

**Note:** While using multiple power supplies, the voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is not required.



### 2. Functional Description

### 2.1. Crystal Recommendations

If using crystal input, the device requires a parallel resonance 25 MHz crystal.

**Table 4. Crystal Recommendations** 

Frequency (Fund)	Cut	Loading	Load Cap	Shunt Cap (max)	Motional (max)	Tolerance (max)	Stability (max)	Aging (max)
25 MHz	AT	Parallel	12–15 pF	5 pF	0.016 pF	35 ppm	30 ppm	5 ppm

### 2.1.1. Crystal Loading

Crystal loading is critical for ppm accuracy. In order to achieve low/zero ppm error, use the calculations in section "2.1.2. Calculating Load Capacitors" below to estimate the appropriate capacitive loading (CL).

Figure 1 shows a typical crystal configuration using two trim capacitors. It is important that the trim capacitors are in series with the crystal.




Figure 1. Crystal Capacitive Clarification

### 2.1.2. Calculating Load Capacitors

In addition to the standard external trim capacitors, consider the trace capacitance and pin capacitance to calculate the crystal loading correctly. The capacitance on each side is in series with the crystal. The total capacitance on both sides is twice the specified crystal load capacitance (CL). Trim capacitors are calculated to provide equal capacitive loading on both sides.




Figure 2. Crystal Loading Example

Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2.



Load Capacitance (each side)

$$Ce = 2 \times CL - (Cs + Ci)$$

Total Capacitance (as seen by the crystal)

CLe = 
$$\frac{1}{\left(\frac{1}{Ce1 + Cs1 + Ci1} + \frac{1}{Ce2 + Cs2 + Ci2}\right)}$$

■ CL: Crystal load capacitance

■ CLe: Actual loading seen by crystal using standard value trim capacitors

Ce: External trim capacitors

Cs: Stray capacitance (terraced)

■ Ci: Internal capacitance (lead frame, bond wires, etc.)

### 2.2. OE Pin Definition

The OE pins are active high inputs used to enable and disable the output clocks. To enable the output clock, the OE pin needs to be logic high and the  $I^2C$  output enable bit needs to be logic high. There are two methods to disable the output clocks: the OE is pulled to a logic low, or the  $I^2C$  enable bit is set to a logic low. The OE pins is required to be driven at all time and even though it has an internally  $100 \text{ k}\Omega$  resistor.

#### 2.3. OE Assertion

The OE signals are active high input used for synchronous stopping and starting the DIFF output clocks respectively while the rest of the clock generator continues to function. The assertion of the OE signal by making it logic high causes stopped respective DIFF output to resume normal operation. No short or stretched clock pulses are produced when the clock resumes. The maximum latency from the assertion to active outputs is no more than two to six output clock cycles.

#### 2.4. OE Deassertion

When the OE pin is deasserted by making its logic low, the corresponding DIFF output is stopped cleanly, and the final output state is driven low.

### 2.5. SSON Pin Definition

SSON is an active input used to enable –0.5% spread on all DIFF outputs. When sampled high, –0.5% spread is enabled on all DIFF outputs. When sampled low, the DIFF output frequencies are non-spread.



### 3. Test and Measurement Setup

Figure 3 shows the test load configuration for the differential HCSL clock outputs.




Figure 3. 0.7 V Differential Load Configuration

Please reference application note AN781 for recommendations on how to terminate the differential outputs for LVDS, LVPECL, or CML signalling levels.




Figure 4. Differential Measurement for Differential Output Signals (for AC Parameters Measurement)






Figure 5. Single-Ended Measurement for Differential Output Signals (for AC Parameters Measurement)



### 4. Control Registers

### 4.1. I<sup>2</sup>C Interface

To enhance the flexibility and function of the clock synthesizer, an I<sup>2</sup>C interface is provided. Through the Serial Data Interface, various device functions, such as individual clock enablement. The registers associated with the I<sup>2</sup>C Interface initialize to their default setting at power-up. The use of this interface is optional. Clock device register changes are normally made at system initialization, if any are required. Power management functions can only be programed in program mode and not in normal operation modes.

### 4.2. Data Protocol

The clock driver I<sup>2</sup>C protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes.

The block write and block read protocol is outlined in Table 5 while Table 6 outlines byte write and byte read protocol. The slave receiver address is 11010110 (D6h).

Table 5. Block Read and Block Write Protocol

	Block Write Protocol		Block Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address—7 bits	8:2	Slave address—7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code—8 bits	18:11	Command Code–8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Byte Count—8 bits	20	Repeat start
28	Acknowledge from slave	27:21	Slave address—7 bits
36:29	Data byte 1–8 bits	28	Read = 1
37	Acknowledge from slave	29	Acknowledge from slave
45:38	Data byte 2–8 bits	37:30	Byte Count from slave—8 bits
46	Acknowledge from slave	38	Acknowledge
	Data Byte/Slave Acknowledges	46:39	Data byte 1 from slave—8 bits
	Data Byte N–8 bits	47	Acknowledge
	Acknowledge from slave	55:48	Data byte 2 from slave—8 bits
	Stop	56	Acknowledge
			Data bytes from slave/Acknowledge
			Data Byte N from slave—8 bits
			NOT Acknowledge
			Stop



Table 6. Byte Read and Byte Write Protocol

	Byte Write Protocol		Byte Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address–7 bits	8:2	Slave address–7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code-8 bits	18:11	Command Code–8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Data byte–8 bits	20	Repeated start
28	Acknowledge from slave	27:21	Slave address–7 bits
29	Stop	28	Read
		29	Acknowledge from slave
		37:30	Data from slave–8 bits
		38	NOT Acknowledge
		39	Stop

### Control Register 0. Byte 0

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name								
Туре	R/W							

Reset settings = 00000000

Bit	Name	Function
7:0	Reserved	

### Register 1. Byte 1

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name						DIFF0_OE		DIFF1_OE
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset settings = 00000101

Bit	Name	Function
7:3	Reserved	
2	DIFF0_OE	Output Enable for DIFF0.
		0: Output disabled.
		1: Output enabled.
1	Reserved	
0	DIFF1_OE	Output Enable for DIFF1.
		0: Output disabled.
		1: Output enabled.



### Register 2. Byte 2

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	DIFF2_OE	DIFF3_OE						
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset settings = 11000000

Bit	Name	Function
7	DIFF2_OE	Output Enable for DIFF2.  0: Output disabled.  1: Output enabled.
6	DIFF3_OE	Output Enable for DIFF3.  0: Output disabled.  1: Output enabled.
5:0	Reserved	

### Register 3. Byte 3

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Rev Code[3:0]				Vendor ID[3:0]			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset settings = 00001000

Bit	Name	Function
7:4	Rev Code[3:0]	Program Revision Code.
3:0	Vendor ID[3:0]	Vendor Identification Code.

### Register 4. Byte 4

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	BC[7:0]							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset settings = 00000110

Bit	Name	Function
7:0	BC[7:0]	Byte Count Register.



### Control Register 5. Byte 5

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	DIFF_Amp_Sel	DIFF_Amp_Cntl[2]	DIFF_Amp_Cntl[1]	DIFF_Amp_Cntl[0]				
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reset settings = 11011000

Bit	Name	Function				
7	DIFF_Amp_Sel	Amplitude Control for DIFF Differential Outputs.  0: Differential outputs with Default amplitude.  1: Differential outputs amplitude is set by Byte 5[6:4].				
6	DIFF_Amp_Cntl[2]	DIFF Differential Outputs Amplitude Adjustment.				
5	DIFF_Amp_Cntl[1]	000: 300 mV 001: 400 mV 010: 500 mV 011: 600 mV				
4	DIFF_Amp_Cntl[0]	100: 700 mV 101: 800 mV 110: 900 mV 111: 1000 mV				
3:0	Reserved					



### 5. Pin Descriptions: 24-Pin QFN




Table 7. Si52144 24-Pin QFN Descriptions

Pin#	Name	Туре	Description
1	VDD_DIFF	PWR	3.3 V power supply.
2	OE1	I,PU	Active high input pin to enable or disable DIFF1 clock (internal 100 $\mbox{k}\Omega$ pull-up).
3	SSON	I,PD	3.3 V input for Spread Control (internal 100 k $\Omega$ pull-down).
4	VSS	GND	Ground.
5	OE2	I,PU	Active high input pin to enable or disable DIFF2 clock (internal 100 $\mbox{k}\Omega$ pull-up).
6	VDD_DIFF	PWR	3.3 V power supply.
7	OE0	I,PU	Active high input pin to enable or disable DIFF0 clock (internal 100 $\mbox{k}\Omega$ pull-up).
8	DIFF0	O, DIF	0.7 V, 100 MHz differential clock output.
9	DIFF0	O, DIF	0.7 V, 100 MHz differential clock output.
10	DIFF1	O, DIF	0.7 V, 100 MHz differential clock output.

Table 7. Si52144 24-Pin QFN Descriptions (Continued)

Pin#	Name	Туре	Description
11	DIFF1	O, DIF	0.7 V, 100 MHz differential clock output.
12	VDD_DIFF	PWR	3.3 V power supply.
13	DIFF2	O, DIF	0.7 V, 100 MHz differential clock output.
14	DIFF2	O, DIF	0.7 V, 100 MHz differential clock output.
15	DIFF3	O, DIF	0.7 V, 100 MHz differential clock output.
16	DIFF3	O, DIF	0.7 V, 100 MHz differential clock output.
17	VDD_DIFF	PWR	3.3 V power supply.
18	OE3	I,PU	Active high input pin to enable or disable DIFF3 clock (internal 100 $\mbox{k}\Omega$ pull-up).
19	SCLK	I	I <sup>2</sup> C SCLOCK.
20	SDATA	I/O	I <sup>2</sup> C SDATA.
21	VDD_CORE	PWR	3.3 V power supply.
22	XOUT	0	25.00 MHz crystal output, Float XOUT if using only CLKIN (clock input).
23	XIN/CLKIN	I	25.00 MHz crystal input or 3.3 V, 25 MHz clock Input.
24	VSS_CORE	GND	Ground.
25	GND	GND	Ground for bottom pad of the IC.

# 6. Ordering Guide

Part Number	Package Type	Temperature	
Lead-free			
Si52144-A01AGM	24-pin QFN	Industrial, -40 to 85 °C	
Si52144-A01AGMR	24-pin QFN—Tape and Reel	Industrial, -40 to 85 °C	



### 7. Package Outline

Figure 6 illustrates the package details for the Si52144. Table 8 lists the values for the dimensions shown in the illustration.




Figure 6. 24-Pin Quad Flat No Lead (QFN) Package

**Table 8. Package Diagram Dimensions** 

Symbol		Millimeters				
	Min	Nom	Max			
A	0.70	0.75	0.80			
A1	0.00	0.025	0.05			
b	0.20	0.25	0.30			
D		4.00 BSC				
D2	2.60	2.70	2.80			
е	0.50 BSC					
E		4.00 BSC				
E2	2.60	2.70	2.80			
L	0.30	0.40	0.50			
aaa	0.10					
bbb	0.10					
ccc	0.08					
ddd		0.07				

#### Notes:

- All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MO-220, variation VGGD-8.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



### 8. Land Pattern




Figure 7. QFN Land Pattern

**Table 9. Land Pattern Dimensions** 

Dimension	Unit mm
C1	4.0
C2	4.0
E	0.50 BSC
X1	0.30
X2	2.70
Y1	0.80



### **Table 9. Land Pattern Dimensions (Continued)**

Y2	2.70
----	------

#### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This land pattern design is based on the IPC-7351 guidelines.

#### Solder Mask Design

**3.** All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

#### Stencil Design

- **4.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter
- 7. pads
- 8. A 2x2 array of 1.10 mm x 1.10 mm openings on 1.30mm pitch should be used for the center ground pad.

### Card Assembly

- 9. A No-Clean, Type-3 solder paste is recommended.
- 10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



### **DOCUMENT CHANGE LIST**

#### **Revision 0.1 to Revision 1.0**

- Updated Features on page 1.
- Updated Description on page 1.
- Updated Table 1 on page 4.
- Updated Table 2 on page 5.
- Updated Section 2.1 on page 7.
- Updated Section 2.1.1 on page 7.
- Updated Section 4.1 on page 11.
- Updated Section 4.2 on page 11.
- Updated Pin Descriptions on page 16.

### **Revision 1.0 to Revision 1.1**

 Removed Moisture Sensitivity Level specification from Table 3.

### **Revision 1.1 to Revision 1.2**

- Updated Table 2.
- Updated Section 3.

### **Revision 1.2 to Revision 1.3**


- Updated Features on page 1.
- Updated Description on page 1.
- Updated specs in Table 2, "AC Electrical Specifications," on page 5.

### **Revision 1.3 to Revision 1.4**

February 22, 2016

- Added test condition for T<sub>STABLE</sub> in Table 2 on page 5.
- Updated pin descriptions for OEx in Table 7.







Products www.silabs.com/products



Quality www.silabs.com/quality



Support and Community community.silabs.com

#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labss®, Silicon Laboratorion Silicon Silicon Labss®, Silicon Laboratorion Silicon Labor



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701