

ROHS COMPLIANT

Vishay Siliconix

75 V/2 A Peak, Low Cost, High Frequency Half Bridge Driver

DESCRIPTION

SiP41111 is the MOSFET driver, which is designed to simplify the converter design for the topologies, which requires the high-side switch such as half bridge, two switch forward and active clamping forward. The high-side and low-side drivers can be configured to meet different driving requirement for these topologies because the high-side and low side drivers are independent controlled. The built-in bootstrap diode eliminates the external diode to improve the flexibility PCB layout. The V_{DD} undervoltage lockout prevents the abnormal operation.

FEATURES

- Drives N-Channel MOSFET Half Bridge Topology
- SOIC, SOIC (PowerPAK[®]) Package Options
- Lead (Pb)-free Product Available (RoHS Compliant)
- Bootstrap Supply Maximum Voltage to 75 VDC
- Built-In Bootstrap Diode
- Fast Propagation Times Meet High Frequency Converter Circuits
- Drives 1000 pF Load with Rise and Fall Times Typical 15 ns to meet 400 kHz typical Switching Requirement
- Independent Driver Channel for Two Switch Forward and Active Clamp Forward Topologies
- Low Power Consumption
- Supply Under Voltage Lockout
- 2.0 A Peak Sink and Source Gate Driver Current

APPLICATIONS

- Half Bridge Converter
- Two-Switch Forward Converters
- Active Clamp Forward Converters
- Bus Converters
- Motor Control



TYPICAL APPLICATION CIRCUIT

SiP41111

Vishay Siliconix



BLOCK DIAGRAMS



ABSOLUTE MAXIMUM RATINGS						
Parameter		Limit	Unit			
Supply Voltage, V _{DD} , V _{HB} -V _H	s ^a	- 0.3 to 14				
LI and HI Voltage ^a		- 0.3 to V _{DD} + 0.3				
Voltage on LO ^a		- 0.3 to V _{DD} + 0.3				
Voltage on HO ^a		V _{HS} - 0.3 to V _{HB} + 0.3	v			
Voltage on HS ^a Continuous		- 1 to + 89				
Voltage on HB ^a	V _{DD} = 12 V	+ 89				
Average Current in V _{DD} to HE	3 diode	100	mA			
ESD Classification	Class 1	1	kV			

THERMAL INFORMATION						
Parameter		Limit	Unit			
Thermal Resistance (Typical) θJA	SOIC ^b	153	°C/W			
mermai nesistance (Typical) 65A	SOIC (PowerPak) ^b	40	C/VV			
May Dawar Dissinction	at 70 °C in Free Air (SOIC) ^c	522	mW			
Max Power Dissipation	at 70 °C in Free Air (SOIC PowerPAK) ^d	2.0	W			
Junction Temperature Range		- 65 to 150	°C			
Storage Temperature Range		- 55 to 150	0			

Notes:

a. All voltages are referenced to ground unless otherwise specified.

b. Device mounted with all leads soldered or welded to PC board.

c. Derate 6.5 mW/°C above + 70 °C.

d. Derate 25 mW/°C above + 70 °C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE						
Parameter		Limit	Unit			
Supply Voltage	V _{DD}	+ 9 to 13.2				
Voltage on HS	·	- 1 to 75	V			
Voltage on HB		$V_{\rm HS}$ + 8 to $V_{\rm HS}$ + 13.2 and $V_{\rm DD}$ - 1 to $V_{\rm DD}$ + 75				



Supply Currents VpD Quiescent Current IpD LI = HI = 0 V - 0.18 0.24 - 0.27 VpD Quescent Current IpD0 f = 500 kHz - 1.7 2.5 - 3 Total HB Quescent Current IHB0 f = 500 kHz - 1.5 2.5 - 3 HB to VsS Quiescent IHBS0 f = 500 kHz - 7 12 - 15 μ A HB to VsS Quiescent IHBS0 f = 500 kHz - 0.6 - - mA Current IHBS0 f = 500 kHz - 0.6 - - mA Input Mottage VIL 4 4.5 - 3 - Threshold VIH - 5.5 7 - 8 VpD Undervoltage Protection VHYS - 1.0 - - - VpD Hising Threshold VpDH - 1.3 - - - Q V					Т _Ј = 25 °С			T _J = 40 °C to 125 °C	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Max	Unit
	Supply Currents								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	V _{DD} Quiescent Current	I _{DD}	LI = HI = 0 V	-	0.18	0.24	-	0.27	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V _{DD} Operating Current	I _{DDO}	f = 500 kHz	-	1.7	2.5	-	3	
HB to V _{SS} Quiescent Current I _{HBS} V _{HS} = V _{HB} = 89 V - 7 12 - 15 μ A HB to V _{SS} Operating Current I _{HBSO} f = 500 kHz - 0.6 - - - mA Input Pins Input Voltage V _{IL} 4 4.5 - 3 - V High Level Input Voltage V _{IL} - 5.5 7 - 8 V High Level Input Voltage V _{IH} - 5.5 7 - 8 V Input Voltage Hysteresis V _{HY} - 1.0 - - - Input Voltage Protection - 1.0 - - 1.00 6.6 7.1 7.6 6.4 7.8 V Dom Treshold V _{DDR} - 1.3 - - - 0 V Low-Current Forward Drop V _{DL} I _{VDD-HB} = 100 µA - 1.25 1.4 - 1.8 2.0 - 2.0<	Total HB Quiescent Current	I _{HB}	LI = HI = 0 V	-	0.02	0.10	-	0.15	
Current HBS $V_{HS} = V_{HS} = 93$ v - 7 12 - 13 μ A HB to VSS Operating Current I _{HBSO} f = 500 kHz - 0.6 - - - mM Input Pins - 6.6 - 3 - - mM Input Voltage Thresold VIL - 5.5 7 - 8 V Input Voltage Input Voltage Threshold VIL - 1.00 -	Total HB Operating Current	I _{HBO}	f = 500 kHz	-	1.5	2.5	-	3	
Current IHBSO I = 300 KH2 C 0.8 C C Imputive Input Voltage Thresold Low Level Input Voltage Thresold V _{IL} 4 4.5 - 3 - V High Level Input Voltage Thresold V _{IH} - 5.5 7 - 8 V Input Voltage Hysteresis V _{HY} - 1.0 - 0 0 0 0 0 0 0 0 0 0 0 - 1.25 1.4 - 1.8 2.0 - 2.2 0 0 10	HB to V _{SS} Quiescent Current	I _{HBS}	V _{HS} = V _{HB} = 89 V	-	7	12	-	15	μA
Low Level Input Voltage Thresold V_{IL} 4 4.5 . 3 High Level Input Voltage Thresold V_{IH} - 5.5 7 - 8 Input Voltage Hysteresis V_{IHYS} - 1.0 - - - Input Voltage Hysteresis V_{IHYS} - 1.0 - - - Input Voltage Hysteresis V_{IHYS} - 1.0 - - - Input Voltage Hysteresis V_{IHYS} - 1.0 - - - Supply Undervoltage Protection - 1.3 - - - - Bottsrap Diode - 1.3 - - - - - - 0 Out Voltage V_DL I_{VDD-HB} = 100 µA - 1.5 - - - 0 0 Out Voltage V_DH I_{VDD-HB} = 100 mA - 1.5 - - 0 0 Dynamic Resistance<	HB to V _{SS} Operating Current	I _{HBSO}	f = 500 kHz	-	0.6	-	-	-	mA
$\begin{array}{ c c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \hline \begin{tabular}{ c c c c c c c } \hline \hline \begin{tabular}{ c c c c c c } \hline \hline \begin{tabular}{ c c c c c c } \hline \hline \begin{tabular}{ c c c c c c } \hline \hline \begin{tabular}{ c c c c c c } \hline \hline \begin{tabular}{ c c c c c c c } \hline \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Input Pins								•
Threshold VIH Image: Signal Amplitude Signal Ampli	Low Level Input Voltage Thresold	V _{IL}		4	4.5	-	3	-	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		V _{IH}		-	5.5	7	-	8	V
Supply Undervoltage Protection V_{DD} Rising Threshold V_{DDR} 6.6 7.1 7.6 6.4 7.8 V Botstrap Diode Low-Current Forward Drop Out Voltage VDL $I_{VDD-HB} = 100 \ \mu A$ - 1.25 1.4 - 1.8 V Douge Current Forward Drop Out Voltage VDL $I_{VDD-HB} = 100 \ \mu A$ - 1.8 2.0 - 2.2 V Dynamic Resistance R_D $I_{VDD-HB} = 100 \ m A$ - 1.5 - - - $\Omega \Omega$ Low Level Output Voltage V_{OLL} $I_{LO} = 100 \ m A$ - 1.5 - - $\Omega \Omega$ High-Level Output Voltage V_{OLL} $I_{LO} = 100 \ m A$ - 0.25 0.3 - ΩA High Level Output Voltage V_{OHL} $V_{LO} = 0 V$ - 2 - - - ΩA Peak Sinking Current I_{OLL} $V_{LO} = 12 V$ - 2	Input Voltage Hysteresis	V _{IHYS}		-	1.0	-	-	-	
	Input Pulldown Resistance	R _I		-	300	-	100	600	kΩ
	Supply Undervoltage Prote	ction							
VDD Threshold Hysteresis VDDH - 1.3 - - - Bootstrap Diode Low-Current Forward Drop Out Voltage VDL $I_{VDD-HB} = 100 \ \mu A$ - 1.25 1.4 - 1.8 V High-Current Forward Drop Out Voltage VDH $I_{VDD-HB} = 100 \ m A$ - 1.8 2.0 - 2.2 V Dynamic Resistance RD $I_{VDD-HB} = 100 \ m A$ - 1.8 2.0 - 2.2 0.0 LOG Gate Driver VDH $I_{VDD-HB} = 100 \ m A$ - 1.5 - - 0.0 0.0 LOW Level Output Voltage VOLL $I_{LO} = 100 \ m A$ - 0.25 0.3 - 0.4 V High Level Output Voltage VOHL $V_{LO} = 100 \ M A$ - 0.25 0.3 - 0.4 V Peak Sourcing Current I_{OHL} VLO = 0 V - 2 - - - - Low Level Output Voltage VOLH $I_{HO} = 100 \ M A$ - 0.25 0.3 - 0.4 V Heak Sinking Current	V _{DD} Rising Threshold	V _{DDR}		6.6	7.1	7.6	6.4	7.8	V
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	V _{DD} Threshold Hysteresis	V _{DDH}		-	1.3	-	-	-	v
Out Voltage V _{DL} IVDD-HB = 100 µA I I.25 I.4 I I.3 V High-Current Forward Drop Out Voltage V _{DH} I _{VDD-HB} = 100 mA - 1.8 2.0 - 2.2 V Dynamic Resistance R _D I _{VDD-HB} = 100 mA - 1.5 - - 0 0 Low Level Output Voltage V _{OLL} I _{LO} = 100 mA, VOHL = V _{DD} - V _{LO} - 0.25 0.3 - 0.4 V High Level Output Voltage V _{OHL} I _{LO} - 100 mA, VOHL = V _{DD} - V _{LO} - 0.25 0.3 - 0.4 V Peak Sourcing Current I _{OHL} V _{LO} = 0 V - 2 - - - A Peak Sinking Current I _{OLL} V _{LO} = 12 V - 2 - - - A HO Gate Driver ILO V _{LO} = 100 mA - 0.25 0.3 - 0.4 V Hog Level Output Voltage V _{OHH} I _{HO} = 100 mA - 0	Bootstrap Diode								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Out Voltage	V _{DL}	$I_{VDD-HB} = 100 \ \mu A$	-	1.25	1.4	-	1.8	v
LO Gate Driver Lo Lo <thlo< th=""> Lo Lo<td>•</td><td>V_{DH}</td><td>$I_{VDD-HB} = 100 \text{ mA}$</td><td>-</td><td>1.8</td><td>2.0</td><td>-</td><td>2.2</td><td></td></thlo<>	•	V _{DH}	$I_{VDD-HB} = 100 \text{ mA}$	-	1.8	2.0	-	2.2	
Low Level Output Voltage V_{OLL} $I_{LO} = 100 \text{ mA}$ - 0.25 0.3 - 0.4 V High Level Output Voltage V_{OHL} $I_{LO} - 100 \text{ mA}$, $V_{OHL} = V_{DD} \cdot V_{LO}$ - 0.25 0.3 - 0.4 V Peak Sourcing Current I_{OHL} $V_{LO} = 0 \text{ V}$ - 2 - - - A Peak Sinking Current I_{OLL} $V_{LO} = 12 \text{ V}$ - 2 - - - A HO Gate Driver Iow Level Output Voltage V_{OLH} $I_{HO} = 100 \text{ mA}$ - 0.25 0.3 - 0.4 V High Level Output Voltage V_{OLH} $I_{HO} = 100 \text{ mA}$ - 0.25 0.3 - 0.4 V High Level Output Voltage V_{OHH} $I_{HO} = -100 \text{ mA}$ - 0.25 0.3 - 0.4 V Peak Sourcing Current I_{OHH} $V_{HO} = 0 \text{ V}$ - 2 - - - A	Dynamic Resistance	R _D	$I_{VDD-HB} = 100 \text{ mA}$	-	1.5	-	-	-	Ω
High Level Output Voltage V_{OHL} $I_{LO} - 100 \text{ mA}, V_{OHL} = V_{DD} - V_{LO}$ - 0.25 0.3 - 0.4 V Peak Sourcing Current I_{OHL} $V_{LO} = 0 V$ - 2 - - - A Peak Sinking Current I_{OHL} $V_{LO} = 12 V$ - 2 - - - A HO Gate Driver Low Level Output Voltage V_{OLH} $I_{HO} = 100 \text{ mA}$ - 0.25 0.3 - 0.4 V High Level Output Voltage V_{OLH} $I_{HO} = 100 \text{ mA}$ - 0.25 0.3 - 0.4 V High Level Output Voltage V_{OLH} $I_{HO} = -100 \text{ mA}$ - 0.25 0.3 - 0.4 V High Level Output Voltage V_{OHH} $I_{HO} = -100 \text{ mA}$ - 0.25 0.3 - 0.4 V Peak Sourcing Current I_{OHH} $V_{HO} = 0 V$ - 2 - - A	LO Gate Driver								
High Level Output Voltage V_{OHL} $I_{LO} - 100 \text{ mA}, V_{OHL} = V_{DD} - V_{LO}$ - 0.25 0.3 - 0.4 V Peak Sourcing Current I_{OHL} $V_{LO} = 0 V$ - 2 - - - A Peak Sinking Current I_{OLL} $V_{LO} = 12 V$ - 2 - - - A HO Gate Driver Ioux Level Output Voltage V_{OLH} $I_{HO} = 100 \text{ mA}$ - 0.25 0.3 - 0.4 V High Level Output Voltage V_{OLH} $I_{HO} = 100 \text{ mA}$ - 0.25 0.3 - 0.4 V High Level Output Voltage V_{OHH} $I_{HO} = -100 \text{ mA}$ - 0.25 0.3 - 0.4 V Peak Sourcing Current I_{OHH} $V_{HO} = 0 V$ - 2 - - A	Low Level Output Voltage	V _{OLL}	I _{LO} = 100 mA	-	0.25	0.3	-	0.4	
Peak Sinking Current I V I 2 - - A HO Gate Driver Idotted Colspan="4">Idotted Colspan="4" Idotted	High Level Output Voltage			-	0.25	0.3	-	0.4	V
Peak Sinking Current I _{OLL} V _{LO} = 12 V - 2 - - A HO Gate Driver Low Level Output Voltage V _{OLH} I _{HO} = 100 mA - 0.25 0.3 - 0.4 V High Level Output Voltage V _{OHH} I _{HO} = - 100 mA - 0.25 0.3 - 0.4 V Peak Sourcing Current I _{OHH} V _{HO} = 0 V - 2 - - A	Peak Sourcing Current	I _{OHL}	$V_{LO} = 0 V$	-	2	-	-	-	
HO Gate Driver Low Level Output Voltage V_{OLH} $I_{HO} = 100 \text{ mA}$ - 0.25 0.3 - 0.4 V High Level Output Voltage V_{OHH} $I_{HO} = -100 \text{ mA}$ - 0.25 0.3 - 0.4 V Peak Sourcing Current I_{OHH} $V_{HO} = 0 \text{ V}$ - 2 - - A	Peak Sinking Current		V _{LO} = 12 V	-	2	-	-	-	A
High Level Output Voltage V_{OHH} $I_{HO} = -100 \text{ mA}$ $V_{OHH} = V_{HB} - V_{HO}$ -0.250.3-0.4VPeak Sourcing Current I_{OHH} $V_{HO} = 0 \text{ V}$ -2A	HO Gate Driver	011			<u> </u>	I	L	1	1
High Level Output Voltage V_{OHH} $V_{OHH} = V_{HB} - V_{HO}$ -0.250.3-0.4VPeak Sourcing Current I_{OHH} $V_{HO} = 0$ V-2A	Low Level Output Voltage	V _{OLH}		-	0.25	0.3	-	0.4	V
	High Level Output Voltage	V _{OHH}		-	0.25	0.3	-	0.4	V
Peak Sinking Current I _{OLH} V _{HO} = 12 V - 2 - - A	Peak Sourcing Current	I _{ОНН}	V _{HO} = 0 V	-	2	-	-	-	Α
	Peak Sinking Current	I _{OLH}	V _{HO} = 12 V	-	2	-	-	-	Α



Vishay Siliconix

ELECTRICAL SPECIFICATIONS $V_{DD} = V_{HB} = 12 \text{ V}, V_{SS} = V_{HS} = 0 \text{ V}$, no load on LO or HO, unless otherwise specified						
			T _J = 25 °C			
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Lower Turn-Off Propagation Delay (LI Falling to LO Falling)	t _{LPHL}		-	18	-	
Upper Turn-Off Propagation Delay (HI Falling to HO Falling)	t _{HPHL}		-	18	-	
Lower Turn-On Propagation Delay (LI Rising to LO Rising)	t _{LPLH}		-	23	-	
Upper Turn-On Propagation Delay (HI Rising to HO Rising)	t _{HPLH}		-	23	-	
Delay Matching: Lower Turn-On and Upper Turn-Off	t _{MON}		-	5.5	-	
Delay Matching: Lower Turn-Off and Upper Turn-On	t _{MOFF}		-	6.5	-	
Low-side Output Rise Time	t _{RCL}		-	14	-	ns
High-side Output Rise Time	t _{RCH}	C ₁ = 1000 pF	-	13	-	110
Low-side Output Fall Time	t _{FCL}		-	15	-	
High-side Output Fall Time	t _{FCH}		-	15	-	
Either Output Rise Time Driving DMOS	t _{RD}	C _L = Si7456DP C _{iss} = 3100 pF	-	27	-	
Either Output Fall Time Driving DMOS	t _{FD}	C _L = Si7456DP C _{iss} = 3100 pF	-	30	-	
Minimum Input Pulse Width that Changes the Output	t _{PW}		-	-	65	1
Bootstrap Diode Turn-On or Turn-Off Time	t _{BS}		-	10	-	

TIMING DIAGRAMS







PIN CONFIGURATION



PIN DESCRIPTIONS							
Symbol	Descriptions						
V _{DD}	Input power supply to IC and lower gate drivers						
HB	Floating boostrap supply for the upper MOSFET. External bootstrap capacitor is required						
НО	Output drive for upper MOSFET. Connect to gate of upper power MOSFET						
HS	Floating GND for the upper MOSFET. Connect to source of upper power MOSFET						
н	Input for upper drive						
LI	Input for lower drive						
V _{SS}	Ground supply						
LO	Output drive for lower MOSFET. Connect to gate of lower power MOSFET						
PowerPAK	Exposed PowerPAK is for heat dissipation. Exposed PowerPAK is floating or grounded. The PowerPad is not guaranteed electrically isolated from all other pins						

ORDERING INFORMATION							
Part Number	Marking	Temperature Range	Package				
SiP41111DY-T1-E3	41111	- 40 to 85 °C	SOIC-8				
SiP41111DYP-T1-E3	41111	- 40 to 85 °C	SOIC-8 PowerPAK				

TYPICAL APPLICATION CIRCUITS



Two Switch Forward Application Circuit

SiP41111

Vishay Siliconix





Active Clamp Forward Application Circuit







High Level Output Voltage vs. Temperature



SiP41111 Vishay Siliconix

TYPICAL CHARACTERISTICS



2 1.8 1.6 1.4 IHO,ILO (A) 1.2 1 0.8 0.6 0.4 0.2 0 8 0 2 4 6 10 11 12 $V_{HO},V_{LO}\left(V\right)$ Peak Source Current vs. Output Voltage



Undervoltage Lockout Threshold vs. Temperature



Propagation Delay vs. Temperature



Document Number: 74292 S-61214-Rev. A, 17-Jul-06 Vishay Siliconix

TYPICAL CHARACTERISTICS





DETAIL DESCRIPTION

The SiP41111 IC is the high-speed 2 A half bridge MOSFET drivers, which operating between 9 V to 13.2 V. The drivers are designed to drive the upper MOSFET switch directly without any isolation devices for half bridge topology and other topologies, which require the upper switch MOSFET.

The thermally enhanced PowerPak SOIC package can dissipate more heat to meet the aggressive 400 kHz switching frequency while driving 1000 pf total gate capacitance MOSFET with typical 15 ns rise and fall time.

Bootstrap Supply Operation

The power to drive the high-side MOSFET gate comesfrom the external bootstrap capacitor. This capacitor charges through built-in diode during the time when the low-side MOSFET is on (HS is at GND potential), and then provides the necessary charge to turn on the high-side MOSFET.

Bootstrap Capacitor Selection

The capacitance of bootstrap capacitor should be carefully selected to avoid the unexpected oscillations at HO pin. The typical capacitance value for the bootstrap capacitor should be at least 0.1 uf to 1 uf or at least 20 time of the total gate capacitance of MOSFET. The energy in the bootstrap capacitor should large enough to supply the driving current for the upper MOSFET during the on time of the upper MOSFET without significant voltage drop on the bootstrap capacitor. Low ESR ceramic capacitor is recommended for this application.

Built-in Bootstrap Diode

A built-in bootstrap diode eliminates the external discrete diode to improve flexibility of PCB layout in field application. The bootstrap diode is connected between Pin V_{DD} and HB. The diode is used to charge up the external bootstrap capacitor while the lower MOSFET is on, and isolated V_{DD} while the lower MOSFET is off. The voltage rating of the built-in diode is 89 V. This voltage rating enables the half bridge and two switch forward design for 48 V input converter and 24 V input active clamp forward converter. The typical forward drop out voltage is 1.8 V and the reverse time is 10 ns to meet 400 kHz-switching requirement.

Under Voltage Lockout Function

The SiP41111 has an internal under-voltage lockout feature to prevent driving the MOSFET gates when the supply voltage (at V_{DD}) is less than the under-voltage lockout specification (V_{DDR}). This prevents the output MOSFET from being turned on without sufficient gate voltage to ensure they are fully on.



Thermal Consideration

The thermal issue of the IC cannot be ignored because the driver IC is the power conversion device. The IC can generate unexpected amount of heat to have high temperature if the thermal issue is not carefully considered at begin of the system level design. The additional heat sink for the IC will increase the cost of materials. The best solution to settle the thermal issue to improve the reliability of the system design is to increase the trace copper area as much as possible for heat dissipation. The PCB traces are not only for electrical connection. It is also used for heat dissipation.

The PowerPAK SOIC package is designed to meet the higher ambient environment operation. A heat dissipation pad is built under the body of the SOIC package. Availability of heat dissipation pad under the body of the package doesn't means the thermal issue can be ignored because the PowerPAK is designed to mount the body of the package on the PCB trace for heat dissipation. The PowerPAK cannot dissipate enough heat to provide a cool environment for the IC because the surface area of PowerPAK is small. Large trace area is the best way to control the temperature of the IC in the high ambient environment.

Layout Consideration

Careful PCB layout design is absolutely necessary for any high frequency switching device to avoid circuit function and EMI issues. The following guideline should be carefully followed to optimize the performance of SiP41111 driver.

- 1. It is strongly recommended to place a 0.1 uf lower ESR decoupling ceramic capacitor right next to the IC from V_{DD} to $V_{SS.}$
- 2. The loops formed between device and the gate of the MOSFET should be as small as possible. It is strongly recommended to place the IC right next to the gate of the MOSFET to form small driving loop between pin HO, HS, LO and Vss because high frequency, huge instantaneous current is being sunk and sourced in these loop to drive the gate of the MOSFET, which look like a large capacitive load to the device. If the physical distance can not be minimized due to PCB layout mechanical specification, the width of the loop traces should be increased as much as possible to reduce the impedance of the loop traces.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?74292.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.