LB11862MC

Fan Motor Driver, Single-Phase, Full-Wave

Overview

Single-phase full-wave drive design and a compact package make these ICs optimal for small fans (especially CPU cooling fans). Low switching noise and effective motor drive are further advantages.

Features

- Single-phase full-wave drive
- Built-in thermal shutdown circuit.
- Built-in lock protection and automatic recovery circuits

Typical Applications

- PC power supply system
- CPU cooling fan system
- Refrigerator
- PC

SPECIFICATION

ABSOLUTE MAXIMUM RATINGS at $Ta = 25^{\circ}C$ (Note 1)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC} max		17	V
Output current	I _{OUT} max		0.8	А
Output withstand voltage	V _{OUT} max		17	V
Output withstand voltage on RD output pin	V _R max		17	V
RD output current	I _R max		5	mA
HB output current	I _B max		10	mA
Input voltage ST pin	V _{ST} max		15	V
Allowable power dissipation	Pd max	When mounted on a circuit board (Note 2)	0.75	W
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +150	°C

 Stresses exceeding those listed in the Absolute Maximum Rating table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. Specified circuit board : $114.3 \times 76.1 \times 1.6$ mm³, glass epoxy

3. Absolute maximum ratings represent the values which cannot be exceeded even for a moment

4. If you should intend to use this IC continuously under high temperature, high current, high voltage, or drastic temperature change, even if it is used within the range of absolute maximum ratings or operating conditions, there is a possibility of decrease reliability. Please contact us for a confirmation



www.onsemi.com



SOIC-10

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

=	/	4	S	S	se	er	nbly	Location

= Wafer Lot

= Year

A

L Y

W

- = Work Week
- = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G", may or not be present.

ORDERING INFORMATION

Ordering Code: LB11862MC-AH

Package SOIC-10 (Pb-Free / Halogen Free)

Shipping (Qty / packing) 2500 / Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub_link/Collateral/BRD8011-D.PDF

LB11862MC

Recommended Operating Conditions at $Ta = 25^{\circ}C$ (Note 5)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC}		3.8 to 16.8	V
ST input High-level voltage	V _{ST} H		3 to 14	V
ST input Low-level voltage	V _{ST} L		-0.3 to 0.4	V
Hall input common-mode input	VICM		0.2 to V _{CC} -1.5	V
voltage range				

5. Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Electrical Characteristics Unless otherwise specified $Ta = 25^{\circ}C$, $V_{CC} = 5V$ (Note 6)

Damastar	Oursels al	O an dition a		11.7			
Parameter	Symbol	Conditions	min	typ	max	Unit	
Circuit current	I _{CC} 1	Operation mode (CT=L, ST=L)		12	17	mA	
ſ	I _{CC} 2	Lock protection mode (CT=H, ST=L)		2.5	4.0	mA	
	I _{CC} 2	Standby mode (ST=H)		110	150	μΑ	
Lock detection capacitor charging current	ICT1	V _{CT} = 0.2V	1.5	2.1	3.0	μΑ	
Capacitor discharging current	I _{CT} 2	V _{CT} = 3.0V	0.21	0.35	0.50	μΑ	
Capacitor charging / discharging current ratio	RCT	$R_{CD} = I_{CT} 1 / I_{CT} 2$	5.0	6.0	8.0		
CT charging voltage	VCT1		2.55	2.75	2.95	V	
CT discharging voltage	V _{CT} 2		1.6	1.8	2.0	V	
Output Low-level voltage	VOL	I _O = 200mA		0.2	0.3	V	
Output High-level voltage	V _О Н	I _O = 200mA	3.9	4.1		V	
Hall input sensitivity	V _{HN}	Zero peak value (including offset hysteresis)		7	15	mA	
RD output pin Low-level voltage	V _{RD} L	I _{RD} = 5mA		0.1	0.3	V	
RD output pin leakage current	I _{RD} L	V _{RD} = 15V			30	μΑ	
HB output Low-level voltage	V _{HB} L	I _{HB} = 5mA		1.0	1.3	V	
ST pin input current	IST	V _{ST} = 5V		75	100	μA	

6. Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Package Dimensions

unit : mm

SOIC-10 NB CASE 751BQ ISSUE B



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10mm TOTAL IN EXCESS OF 'b' AT MAXIMUM MATERIAL CONDITION.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE. DIMENSIONS D AND E ARE DE-TERMINED AT DATUM F.
 5. DIMENSIONS A AND B ARE TO BE DETERM-INED AT DATUM F.
 6. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

	MILLIMETERS							
DIM	MIN	MAX						
Α	1.25	1.75						
A1	0.10	0.25						
A3	0.17	0.25						
b	0.31	0.51						
D	4.80	5.00						
Е	3.80	4.00						
е	1.00 BSC							
Н	5.80	6.20						
h	0.37	7 REF						
L	0.40	0.80						
L2	0.25 BSC							
М	0° 8°							

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Pdmax-Ta graph



Pin Assignment



Truth Table

ST	IN-	IN+	СТ	OUT1	OUT2	RD	HB	Mode	
High	-	-	-	OFF	OFF	OFF	OFF	Standby	
	High	Low		High	Low	Low	Low	Operating	
Low	Low	High	Low	Low	High				
			High	OFF	OFF	OFF	Low	Lock protection	

(The RD output is latched at "Low"-level in operating mode and "High"-level in stop mode.)

Block Diagram



Application Circuit Example



- 1. D1 is for protection against breakdown in case of reverse connection of power supply and mat is deleted when there is no problem.
- 2. C2 is necessary to allow the kick-back regenerative current to flow when C2 is to be used with the coil current of 500mA or more.
- 3. CT to be connected to GND when not used.
- 4. RD, ST and HB pins to be OPEN when not used.

LB11862MC

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILC was neglignet rega