## INTEGRATED CIRCUITS



Product data 2000 Dec 01 File under Integrated Circuits — ICL03 2002 Feb 19



Philips Semiconductors

### SSTV16859

#### **FEATURES**

- Stub-series terminated logic for 2.5 V V<sub>DD</sub> (SSTL\_2)
- Optimized for stacked DDR (Double Data Rate) SDRAM applications
- Supports SSTL\_2 signal inputs as per JESD 8–9
- Flow-through architecture optimizes PCB layout
- ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM per method A114.
- Latch-up testing is done to JEDEC Standard JESD78, which exceeds 100 mA.
- Supports efficient low power standby operation
- Full DDR 200/266 solution for stacked DIMMs at 2.5 V when used with PCKV857
- See SSTV16857 for JEDEC compliant register support in unstacked DIMM applications
- See SSTV16856 for driver/buffer version with mode select.

#### DESCRIPTION

The SSTV16859 is a 13-bit to 26-bit SSTL\_2 registered driver with differential clock inputs, designed to operate between 2.3 V and 2.7 V. All inputs are compatible with the JEDEC standard for SSTL\_2 with V<sub>REF</sub> normally at  $0.5^*V_{DD}$ , except the LVCMOS reset (RESET) input. All outputs are SSTL\_2, Class II compatible which can be used for standard stub-series applications or capacitive loads. Master reset (RESET) asynchronously resets all registers to zero.

The SSTV16859 is intended to be incorporated into standard DIMM (Dual In-Line Memory Module) designs defined by JEDEC, such as

DDR (Double Data Rate) SDRAM and SDRAM II Memory Modules. Different from traditional SDRAM, DDR SDRAM transfers data on both clock edges (rising and falling), thus doubling the peak bus bandwidth. A DDR DRAM rated at 133 MHz will have a burst rate of 266 MHz.

The device data inputs consist of different receivers. One differential input is tied to the input pin while the other is tied to a reference input pad, which is shared by all inputs.

The clock input is fully differential (CK and  $\overline{CK}$ ) to be compatible with DRAM devices that are installed on the DIMM. Data are registered at the crossing of CK going high, and  $\overline{CK}$  going low. However, since the control inputs to the SDRAM change at only half the data rate, the device must only change state on the positive transition of the CK signal. In order to be able to provide defined outputs from the device even before a stable clock has been supplied, the device has an asynchronous input pin (RESET), which when held to the LOW state, resets all registers and all outputs to the LOW state.

The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage ( $V_{REF}$ ) inputs are allowed. In addition, when RESET is low, all registers are reset, and all outputs are forced low. The LVCMOS RESET input must always be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied,  $\overline{\text{RESET}}$  must be held in the low state during power-up.

In the DDR DIMM application, RESET is specified to be completely asynchronous with respect to CK and  $\overline{CK}$ . Therefore, no timing relationship can be guaranteed between the two. When entering RESET, the register will be cleared and the outputs will be driven low. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the outputs will remain low.

Available in 64-pin plastic thin shrink small outline package.

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay; CLK to Qn	$C_L = 30 \text{ pF}; \text{ V}_{DD} = 2.5 \text{ V}$	2.4	ns
Cl	Input capacitance	$V_{CC} = 2.5 V$	2.7	pF

NOTE:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i =$  input frequency in MHz;  $C_L =$  output load capacity in pF;  $f_o =$  output frequency in MHz;  $V_{CC} =$  supply voltage in V;

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$ 

#### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DWG NUMBER
64-Pin Plastic TSSOP	0 to +70 °C	SSTV16859DGG	SOT646AA1
96-Ball Plastic LFBGA	0 to +70 °C	SSTV16859EC	SOT536-1
56-Terminal Plastic HVQFN	0 to +70 °C	SSTV16859BS	SOT684-1

#### Product data

## SSTV16859

#### **PIN CONFIGURATION**

Q13A		64 V <sub>DD</sub>	
Q12A	2	63 GND	
Q11A	3	62 D13	
Q10A	4	61 D12	
Q9A	5	60 V <sub>DD</sub>	
V <sub>DD</sub>	6	59 V <sub>DD</sub>	
GND	7	58 GND	
Q8A	8	57 D11	
Q7A	9	56 D10	
Q6A	10	55 D9	
Q5A	11	54 GND	
Q4A	12	53 D8	
Q3A	13	52 D7	
Q2A	14	51 RESET	
GND	15	50 GND	
Q1A	16	49 CK	
Q13B	17	48 CK	
V <sub>DD</sub>	18	47 V <sub>DD</sub>	
Q12B	19	46 V <sub>DD</sub>	
Q11B	20	45 V <sub>REF</sub>	
Q10B	21	44 D6	
Q9B	22	43 GND	
Q8B	23	42 D5	
Q7B	24	41 D4	
Q6B	25	40 D3	
GND	26	39 GND	
V <sub>DD</sub>	27	38 V <sub>DD</sub>	
Q5B	28	37 V <sub>DD</sub>	
Q4B	29	36 D2	
Q3B	30	35 D1	
Q2B	31	34 GND	
Q1B	32	33 V <sub>DD</sub>	
		-	
			014/00710
			SW00749

#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, 16	Q13A–Q1A	Data output
17, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32	Q13B–Q1B	Data output
6, 18, 27, 33, 37, 38, 46, 47, 59, 60, 64	V <sub>DD</sub>	Power supply voltage
7, 15, 26, 34, 39, 43, 50, 54, 58, 63	GND	Ground
35, 36, 40, 41, 42, 44, 52, 53, 55, 56, 57, 61, 62	D1–D13	Data input: clocked in on the crossing of the rising edge of CK and the falling edge of CK
45	V <sub>REF</sub>	Input reference voltage
48, 49	CK, <del>CK</del>	Positive and negative master clock input
51	RESET	Asynchronous reset input: resets registers and disables data and clock differential input receivers

## SSTV16859

#### **56-TERMINAL CONFIGURATION**



#### **TERMINAL DESCRIPTION**

TERMINAL NUMBER	SYMBOL	NAME AND FUNCTION
1, 2, 3, 4, 5, 6, 7, 50, 51, 52, 53, 54, 56	Q13A–Q1A	Data output
10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 21, 22	Q13B–Q1B	Data output
9, 17, 23, 27, 34, 44, 49, 55	V <sub>DDQ</sub>	Power supply voltage
26, 33, 45	V <sub>DDI</sub>	Power supply voltage
37, 48	GND	Ground
24, 25, 28, 29, 30, 31, 39, 40, 41, 42, 43, 46, 47	D1–D13	Data input: clocked in on the crossing of the rising edge of CK and the falling edge of CK
32	V <sub>REF</sub>	Input reference voltage
35, 36	CK, <del>CK</del>	Positive and negative master clock input
51	RESET	Asynchronous reset input: resets registers and disables data and clock differential input receivers

#### **BALL CONFIGURATION**

1       2       3       4       5       6         A               B       Q12A       Q13A       GND       GND           C       Q10A       Q11A       GND       GND           D       Q8A       Q9A $V_{DDQ}$ $V_{DDQ}$ D13       D12         E       Q6A       Q7A $V_{DDQ}$ $V_{DDQ}$ D11       D10         F       Q4A       Q5A $V_{DDQ}$ $V_{DDQ}$ D9       D8         G       Q2A       Q3A       GND       GND       D7       RESET         H       Q12B       Q11B       GND $V_{REF}$ CK         J       Q12B       Q11B       GND $V_{DDQ}$ D5       D6         M       Q6B       Q5B $V_{DDQ}$ $V_{DDQ}$ D3       D4         N       Q4B       Q3B       GND       GND       D1       D2         P       Q2B       Q1B       GND       GND       D1       D2         P       Q2B       Q1B							
B         Q12A         Q13A         GND         GND $$ $$ C         Q10A         Q11A         GND         GND $$ $$ D         Q8A         Q9A $V_{DDQ}$ $V_{DDQ}$ D13         D12           E         Q6A         Q7A $V_{DDQ}$ $V_{DDQ}$ D11         D10           F         Q4A         Q5A $V_{DDQ}$ $V_{DDQ}$ D9         D8           G         Q2A         Q3A         GND         GND         D7         RESET           H         Q1A         Q13B         GND         GND $$ $-\overline{CK}$ J         Q12B         Q11B         GND $V_{DDQ}$ D9         D8           G         Q2A         Q3A         GND         GND $$ $-\overline{CK}$ J         Q12B         Q11B         GND         V_{DDQ} $$ $$ L         Q18         Q19B $V_{DDQ}$ $V_{DDQ}$ $$ $$ L         Q8B         Q7B $V_{DDQ}$ $V_{DDQ}$ D3 <t< td=""><td></td><td>1</td><td>2</td><td>3</td><td>4</td><td>5</td><td>6</td></t<>		1	2	3	4	5	6
C       Q10A       Q11A       GND       GND           D       Q8A       Q9A $V_{DDQ}$ $V_{DDQ}$ D13       D12         E       Q6A       Q7A $V_{DDQ}$ $V_{DDQ}$ D13       D12         F       Q4A       Q5A $V_{DDQ}$ $V_{DDQ}$ D11       D10         F       Q4A       Q5A $V_{DDQ}$ $V_{DDQ}$ D9       D8         G       Q2A       Q3A       GND       GND       D7       RESET         H       Q1A       Q13B       GND       GND        CK         J       Q12B       Q11B       GND       V_{DDQ        CK         K       Q10B       Q9B $V_{DDQ}$ V_DDQ           L       Q8B       Q7B $V_{DDQ}$ V_DDQ           M       Q6B       Q5B $V_{DDQ}$ V_DDQ       D3       D4         N       Q4B       Q3B       GND       GND       D1       D2         P       Q2B       Q1B       GND       GND <t< td=""><td>А</td><td>_</td><td>_</td><td></td><td>_</td><td>_</td><td>-</td></t<>	А	_	_		_	_	-
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	В	Q12A	Q13A	GND	GND	_	_
EQ6AQ7A $V_{DDQ}$ $V_{DDQ}$ D11D10FQ4AQ5A $V_{DDQ}$ $V_{DDQ}$ D9D8GQ2AQ3AGNDGNDD7RESETHQ1AQ13BGNDQND $$ $\overline{CK}$ JQ12BQ11BGND $V_{DQ}$ $V_{DDQ}$ $$ $-$ LQ8BQ9B $V_{DDQ}$ $V_{DDQ}$ $D_{D3}$ D6MQ6BQ5B $V_{DDQ}$ $V_{DDQ}$ D3D4NQ4BQ3BGNDGND $$ $$ R $$ $$ $$ $$ $$ $$	C	Q10A	Q11A	GND	GND	_	-
FQ4AQ5A $V_{DDQ}$ $V_{DDQ}$ D9D8GQ2AQ3AGNDGNDD7RESETHQ1AQ13BGNDGND $\overline{CK}$ JQ12BQ11BGND $V_{REF}$ $CK$ KQ10BQ9B $V_{DDQ}$ $V_{DDQ}$ LQ8BQ7B $V_{DDQ}$ $V_{DDQ}$ D5D6MQ6BQ5B $V_{DDQ}$ $V_{DDQ}$ D3D4NQ4BQ3BGNDGNDD1D2PQ2BQ1BGNDGNDR	D	Q8A	Q9A	V <sub>DDQ</sub>	V <sub>DDQ</sub>	D13	D12
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	E	Q6A	Q7A	V <sub>DDQ</sub>	V <sub>DDQ</sub>	D11	D10
HQ1AQ13BGNDGND $$ $\overline{CK}$ JQ12BQ11BGND $V_{REF}$ $$ $CK$ KQ10BQ9B $V_{DDQ}$ $V_{DDQ}$ $$ $$ LQ8BQ7B $V_{DDQ}$ $V_{DDQ}$ D5D6MQ6BQ5B $V_{DDQ}$ $V_{DDQ}$ D3D4NQ4BQ3BGNDGNDD1D2PQ2BQ1BGNDGND $$ $$	F	Q4A	Q5A	V <sub>DDQ</sub>	V <sub>DDQ</sub>	D9	D8
J       Q12B       Q11B       GND       V <sub>REF</sub> CK         K       Q10B       Q9B       V <sub>DDQ</sub> V <sub>DDQ</sub> L       Q8B       Q7B       V <sub>DDQ</sub> V <sub>DDQ</sub> D5       D6         M       Q6B       Q5B       V <sub>DDQ</sub> V <sub>DDQ</sub> D3       D4         N       Q4B       Q3B       GND       GND       GND       D1       D2         P       Q2B       Q1B       GND       GND       GND           R	G	Q2A	Q3A	GND	GND	D7	RESET
K       Q10B       Q9B       VDDQ       VDDQ       —       —         L       Q8B       Q7B       VDDQ       VDDQ       D5       D6         M       Q6B       Q5B       VDDQ       VDDQ       D3       D4         N       Q4B       Q3B       GND       GND       D1       D2         P       Q2B       Q1B       GND       GND       —       —         R       —       —       —       —       —       —	н	Q1A	Q13B	GND	GND	_	СК
L     Q8B     Q7B     V <sub>DDQ</sub> V <sub>DDQ</sub> D5     D6       M     Q6B     Q5B     V <sub>DDQ</sub> V <sub>DDQ</sub> D3     D4       N     Q4B     Q3B     GND     GND     D1     D2       P     Q2B     Q1B     GND     GND         R	J	Q12B	Q11B	GND	V <sub>REF</sub>	_	СК
M         Q6B         Q5B         V <sub>DDQ</sub> V <sub>DDQ</sub> D3         D4           N         Q4B         Q3B         GND         GND         D1         D2           P         Q2B         Q1B         GND         GND             R	К	Q10B	Q9B	V <sub>DDQ</sub>	V <sub>DDQ</sub>	_	_
N         Q4B         Q3B         GND         GND         D1         D2           P         Q2B         Q1B         GND         GND             R	L	Q8B	Q7B	V <sub>DDQ</sub>	V <sub>DDQ</sub>	D5	D6
P         Q2B         Q1B         GND         GND         —         —           R         —         —         —         —         —         —         —	М	Q6B	Q5B	V <sub>DDQ</sub>	V <sub>DDQ</sub>	D3	D4
R	Ν	Q4B	Q3B	GND	GND	D1	D2
	Р	Q2B	Q1B	GND	GND	_	-
т	R	_	_	_	_	_	-
	т	_	_	—	_	_	-

#### LOGIC DIAGRAM



### FUNCTION TABLE (each flip flop)

INPUTS				OUTPUT
RESET	CLK	CLK	D	Q

Н	$\uparrow$	Ļ	L	L
Н	Ŷ	Ļ	Н	Н
Н	L or H	L or H	Х	Q <sub>0</sub>
L	X or floating	X or floating	X or floating	L

H = High voltage level

L = Low voltage level  $\downarrow$  = High-to-Low transition  $\uparrow$  = Low-to-High transition

X = Don't care

## SSTV16859

#### Product data

### SSTV16859

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	CONDITION	L		
STWBUL	FARAMETER	CONDITION	MIN	MAX	
V <sub>DD</sub>	Supply voltage range		-0.5	+3.6	V
VI	Input voltage range	Notes 2 and 3	-0.5	V <sub>DD</sub> + 0.5	V
Vo	Output voltage range	Notes 2 and 3	-0.5	V <sub>DD</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	$V_{I} < 0 \text{ or } V_{I} > V_{DD}$	—	±50	mA
I <sub>ОК</sub>	Output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{DD}$	—	±50	mA
Ι <sub>Ο</sub>	Continuous output current	$V_{O} = 0$ to $V_{DD}$	—	±50	mA
	Continuous current through each V <sub>DD</sub> or GND			±100	mA
T <sub>stg</sub>	Storage temperature range		-65	+150	°C

NOTES:

1. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

3. This value is limited to 3.6 V maximum.

4. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures that are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

#### **RECOMMENDED OPERATING CONDITIONS<sup>1</sup>**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DD</sub>	Supply voltage		V <sub>DD</sub>	—	2.7	V
V <sub>REF</sub>	Reference voltage $(V_{REF} = V_{DD}/2)$		1.15	1.25	1.35	V
V <sub>TT</sub>	Termination voltage		V <sub>REF</sub> – 40 mV	V <sub>REF</sub>	V <sub>REF</sub> + 40 mV	V
VI	Input voltage		0	—	V <sub>DD</sub>	V
V <sub>IH</sub>	AC HIGH-level input voltage	Data inputs	V <sub>REF</sub> + 310 mV	—	—	V
VIL	AC LOW-level input voltage	Data inputs	—	—	V <sub>REF</sub> – 310 mV	V
V <sub>IH</sub>	DC HIGH-level input voltage	Data inputs	V <sub>REF</sub> + 150 mV	—	—	V
V <sub>IL</sub>	DC LOW-level input voltage	Data inputs	—	—	V <sub>REF</sub> – 150 mV	V
V <sub>IH</sub>	HIGH-level input voltage	RESET	1.7	—	V <sub>DD</sub>	V
VIL	LOW-level input voltage		0.0	—	0.7	V
VICR	Common-mode input range	CK, CK	0.97	—	1.53	V
V <sub>ID</sub>	Differential input voltage	CK, CK	360	—	—	mV
I <sub>ОН</sub>	HIGH-level output current		—	—	-20	mA
I <sub>OL</sub>	LOW-level output current		—	—	20	mA
T <sub>amb</sub>	Operating free-air temperature range		0	—	+70	°C

NOTE:

 The RESET input of the device must be held at V<sub>DD</sub> or GND to ensure proper device operation. The differential inputs must not be floating, unless RESET is low.

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

SYMBOL PARAMETER				L			
		TEST CONDITIO	TEST CONDITIONS		T <sub>amb</sub> = 0 to +70 °C		
				MIN	TYP	MAX	
V <sub>IK</sub>		$I_{I} = -18 \text{ mA}, V_{DD} = 2.3 \text{ V}$		_	—	-1.2	V
M		$I_{OH} = -100 \ \mu\text{A}, \ V_{DD} = 2.3 \ \text{to} \ 2.7 \ \text{V}$	,	V <sub>DD</sub> – 0.2	—	—	v
V <sub>OH</sub>		$I_{OH} = -16 \text{ mA}, \text{ V}_{DD} = 2.3 \text{ V}$		1.95	—	—	
M		$I_{OL}$ = 100 $\mu$ A, $V_{DD}$ = 2.3 to 2.7 V		_	—	0.2	v
V <sub>OL</sub>		$I_{OL}$ = 16 mA, $V_{DD}$ = 2.3 V		_	—	0.35	1
I <sub>I</sub>	All inputs	$V_{I} = V_{DD}$ or GND, $V_{DD} = 2.7 V$		_	—	±5	μA
	Static standby	RESET = GND		_	—	0.01	
I <sub>DD</sub>	Static operating	$\overline{RESET} = V_{DD}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	$IO = 0, V_{DD} = 2.7 V$	_	_	45	mA
	Dynamic operating – clock only	$\begin{array}{l} \hline RESET = V_{DD}, \ V_{I} = V_{IH(AC)} \ or \\ V_{IL(AC)}, \ CK \ and \ \overline{CK} \ switching \\ 50\% \ duty \ cycle. \end{array}$		90	_	_	μΑ/ clock MHz
I <sub>DDD</sub>	Dynamic operating – per each data input	$\begin{array}{l} \textbf{RESET} = V_{DD}, V_{I} = V_{IH(AC)} \text{ or} \\ V_{IL(AC)}, CK \text{ and } CK \text{ switching} \\ 50\% \text{ duty cycle. One data input} \\ \text{switching at half clock frequency,} \\ 50\% \text{ duty cycle.} \end{array}$	IO = 0, V <sub>DD</sub> = 2.7 V	20	_	_	μΑ/ clock MHz/ data input
r <sub>OH</sub>	Output high	$I_{OH}$ = -20 mA, $V_{DD}$ = 2.3 to 2.7 V		7	—	20	Ω
r <sub>OL</sub>	Output low	$I_{OL}$ = 20 mA, $V_{DD}$ = 2.3 to 2.7 V		7	—	20	Ω
r <sub>O(Δ)</sub>	r <sub>OH</sub> – r <sub>OL</sub>   each separate bit	$I_{O} = 20 \text{ mA}, T_{amb} = 25^{\circ}\text{C}, V_{DD} = 2.5 \text{ V}$		_	_	4	Ω
	Data inputs	$V_{I} = V_{REF} \pm 310$ mV, $V_{DD} = 2.5$ V		2.5	2.74	3.5	
Ci	CK and CK	V <sub>ICR</sub> = 1.25 V, V <sub>I(PP)</sub> = 360 mV, V	<sub>DD</sub> = 2.5 V	2.5	3.15	3.5	pF
	RESET	$V_{I} = V_{DD}$ or GND, $V_{DD} = 2.5$ V		_	2.27	—	1

### SSTV16859

#### TIMING REQUIREMENTS

Over recommended operating conditions;  $T_{amb} = 0$  to +70 °C (unless otherwise noted) (see Figure 1)

			LIN			
SYMBOL	PARAMETER	TEST CONDITIONS	V <sub>DD</sub> = 2.5	UNIT		
			MIN	MAX	7	
f <sub>clock</sub>	Clock frequency		—	200	MHz	
t <sub>w</sub>	Pulse duration, CK, CK HIGH or LOW		2.5	- 1	ns	
t <sub>act</sub>	Differential inputs active time	Notes 1, 2	—	22	ns	
t <sub>inact</sub>	Differential inputs inactive time	Notes 1, 3	—	22	ns	
	Setup time, fast slew rate (see Notes 4 and 6)	0.75		75		
t <sub>su</sub>	Setup time, slow slew rate (see Notes 5 and 6)	— Data before CK↑, CK↓	0.9		ns	
•	Hold time, fast slew rate (see Notes 4 and 6)	Data after CK↑, <del>CK</del> ↓	0.75			
t <sub>h</sub>	Hold time, slow slew rate (see Notes 5 and 6)	Data aner CK⊺, CK↓	0	- ns		
t <sub>SL</sub>	Output slew		1	6	V/ns	

NOTES:

1. This parameter is not necessarily production tested.

2. Data inputs must be below a minimum time of t<sub>act</sub> max, after RESET is taken high.

3. Data and clock inputs must be held at valid levels (not floating) a minimum time of tinact max, after RESET is taken low.

4. For data signal input slew rate  $\geq$  1 V/ns.

5. For data signal input slew rate  $\geq 0.5$  V/ns and < 1 V/ns.

6. CK,  $\overline{CK}$  signals input slew rates are  $\ge 1$  V/ns.

#### SWITCHING CHARACTERISTICS

Over recommended operating conditions; T<sub>amb</sub> = 0 to +70 °C; V<sub>DD</sub> = 2.3 - 2.7 V Class I, V<sub>REF</sub> = V<sub>TT</sub> = V<sub>DD</sub> × 0.5 and C<sub>L</sub> = 10 pF (unless otherwise noted) (see Figure 1)

SYMBOL	FROM (INPUT)	то (оитрит)	LIMITS		UNIT
			$V_{DD}$ = 2.5 V ±0.2 V		
			MIN	МАХ	
f <sub>max</sub>			200	—	MHz
t <sub>pd</sub>	CK and CK	Q	1.1	2.8	ns
t <sub>PHL</sub>	RESET	Q	1.1	5	ns

### SSTV16859

#### **OUTPUT BUFFER CHARACTERISTICS**

The following table describes output-buffer Voltage vs. Current (V/I) characteristics that are sufficient to meet the requirements of registered DDR DIMM performance and timings. These characteristics are not necessarily production tested but can be guaranteed by design or characterization. Compliance with these curves is not mandatory if it can be adequately demonstrated that alternate characteristics meet the requirements of the registered DDR DIMM application.

VOLTAGE (V)	PULL-DOWN		PUL	PULL-UP	
	I (mA) MIN	I (mA) MAX	l (mA) MIN	I (mA) MAX	
0.0	0	0	0	0	
0.1	7	11	7	10	
0.2	14	23	14	20	
0.3	21	34	21	30	
0.4	28	44	27	40	
0.5	33	54	33	49	
0.6	39	64	38	59	
0.7	44	74	44	68	
0.8	48	83	49	76	
0.9	52	91	53	84	
1.0	56	99	57	93	
1.1	59	107	61	100	
1.2	61	114	64	108	
1.3	63	121	67	115	
1.4	64	127	69	121	
1.5	66	133	70	128	
1.6	66	138	72	134	
1.7	67	142	73	139	
1.8	67	146	74	144	
1.9	67	149	74	148	
2.0	67	151	75	152	
2.1	68	153	75	156	
2.2	68	154	75	159	
2.3	68	155	76	161	
2.4	_	156	—	163	
2.5	—	157	—	165	
2.6	_	157	—	167	
2.7	_	157	_	168	

#### PARAMETER MEASUREMENT INFORMATION

#### **TEST CIRCUIT**



Figure 1. Load circuitry

#### NOTE:

1.  $C_L$  includes probe and jig capacitance.

## SSTV16859

Product data

#### AC WAVEFORMS



Waveform 1. Inputs active and inactive times (see Note 1)



Waveform 2. Pulse duration





#### NOTES:

- 1. I<sub>DD</sub> tested with clock and data inputs held at V<sub>DD</sub> or GND, and I<sub>O</sub> = 0 mA.
- 2. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , input slew rate = 1 V/ns  $\pm$  20% (unless otherwise specified).
- 3. The outputs are measured one at a time with one transition per measurement.
- 4.  $V_{TT} = V_{REF} = V_{DD}/2$ 5.  $V_{IH} = V_{REF} + 310 \text{ mV}$  (ac voltage levels) for differential inputs.  $V_{IH} = V_{DD}$  for LVCMOS input. 6.  $V_{IL} = V_{REF} 310 \text{ mV}$  (ac voltage levels) for differential inputs.  $V_{IL} = GND$  for LVCMOS input. 7.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .



Waveform 4. Propagation delay times



### SSTV16859



## SSTV16859

#### SOT536-1 ►► B A D ball A1 index area Α2 A Е A<sub>1</sub> Å detail X -C ⊷=∨® B e<sub>1</sub> ¢⊘wM // ¥1 C -ДУ e = v (M) A 00000 т R ōōōļōōō Ρ 000000 Ν 000000 е М 000,000 ŧ L 000¦00<del>0</del> Κ 00000 ¥ 000000 J e<sub>2</sub> н 000000 G F Е 000000 Х D 000000 c 000000 в þ 000000 Α 0000000 1 2 3 4 5 6 DIMENSIONS (mm are the original dimensions) Α A<sub>1</sub> A<sub>2</sub> UNIT b D Е е v w У e<sub>1</sub> e<sub>2</sub> У1 0 5 10 mm max. 0.41 1.2 0.51 5.6 13.6 scale mm 1.5 4.0 12.0 0.1 0.2 0.8 0.15 0.1 0.31 0.9 0.41 5.4 13.4 REFERENCES OUTLINE EUROPEAN **ISSUE DATE** VERSION PROJECTION IEC JEDEC EIAJ 99-12-02 $\odot$ SOT536-1 $\in$ + 00-03-04

#### LFBGA96: plastic low profile fine-pitch ball grid array package; 96 balls; body 13.5 x 5.5 x 1.05 mm

#### SOT684-1 В D Α terminal 1 index area Α4 A F detail X -C e<sub>1</sub> ДУ 🗕 1/2 e ⊕ ∅ v M C A B // y1 Cе h. ⊕ øw∭ c 28 29 14 ×. 2 2 2 0.0X е œ ŧ 2 ..... œ 80 655 ..... 67 Ė<sub>h</sub> e<sub>2</sub> 7 ...... Ε pin 1 index ..... 1/2 e Ε â ..... 12 ..... œ 306 <u>\_\_\_</u> ..... 1 œ 42 000 nnnninnnnn 56 43 Х -Dh 0 2.5 5 mm scale **DIMENSIONS (mm are the original dimensions)** Α Α4 D<sup>(1)</sup> E<sup>(1)</sup> UNIT b Dh Eh е L v w У e<sub>1</sub> e2 У1 max. max. 0.35 8.05 4.45 8.05 4.45 0.50 0.80 0.5 6.5 6.5 0.10 0.10 0.05 0.1 mm 1.00 7.95 4.15 7.95 0.30 0.18 4.15 Note 1. Plastic or metal protrusions of 0.076 mm maximum per side are not included. REFERENCES EUROPEAN OUTLINE ISSUE DATE VERSION PROJECTION IEC JEDEC EIAJ 01-06-12 SOT684-1 MO-220 $\odot$ E.. 01-08-08

## HVQFN56: plastic, heatsink very thin quad flat package; no leads; 56 terminals; body 8 x 8 x 0.85 mm

SSTV16859

Product data

#### Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 © Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 02-02

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

Document order number:

9397 750 09464

Let's make things better.



