LV8094CT

BI-CMOSIC Piezo Actuator Driver IC



Overview

The LV8094CT is a piezoelectric actuator driver IC. It internally generates drive waveforms and this makes it possible to control piezoelectric actuators with simple instructions.

Features

- Actuators using piezoelectric elements can be driven and controlled simply by I²C communication.
- The piezoelectric drive waveforms are set externally by serial input signals using the I²C interface. The rising and falling timings are determined with clock count.
- ENIN input that controls the startup/stop of the IC.
- The time for which the actuator is driven is determined with the drive frequency setting based on I²C communication.
- Provides a busy signal output during periods when the actuator is being driven by OUT pin output so that applications can be aware of the actuator operating/stopped state.
- Built-in undervoltage protection circuits, and register power-on reset function.

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, GND = 0V

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC} max		-0.5 to 5.0	V
Output current	I _O max		300	mA
Peak output current	I _O peak1	t ≤ 1ms	750	mA
	I _O peak2	t ≤ 10µs	1200	mA
Input signal voltage	V _{IN} max		-0.5 to V _{CC} +0.5	V
Allowable power dissipation	Pd max	*Mounted on a specified board.	350	mW
Operating temperature	Topr		-30 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

* Specified board : 40mm×40mm×1.6mm, glass epoxy board.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

LV8094CT

Allowable Operating Conditions at $Ta = 25^{\circ}C$, GND = 0V

•				
Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VCC		2.2 to 3.3	V
Input signal voltage	VIN		-0.3 to V _{CC}	V
Corresponding CLK input frequency	Fclk		to 60	MHz
Maximum operating frequency	Ct max		Set STP count × 512	Times

Electrical Characteristics at $Ta = 25^{\circ}C$, $V_{CC} = 2.8V$, GND = 0V, unless otherwise specified.

Parameter	Cumbal	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
Standby mode current drain	ICC0	No CLK input, When CLK/SDA=L			1.0	μΑ
Operating mode current drain	I _{CC} 1	CLK = 10MHz, When SCL/SDA=L		0.5	1.0	mA
High-level input voltage	VIH	$2.2V \le V_{CC} \le 3.3V$ SCL, SDA	1.5		V _{CC} +0.3	V
Low-level input voltage	VIL	$2.2V \le V_{CC} \le 3.3V$ SCL, SDA	-0.3		0.3	V
CLK pin high-level input voltage	V _{IH} 2	CLK	0.5×V _{CC}		V _{CC} +0.3	V
CLK pin low-level input voltage	V _{IL} 2	CLK	-0.3		0.2×V _{CC}	V
Low voltage detection voltage	Vres	V _{CC} voltage	1.8	2.0	2.2	V
Output block upper-side on resistance	RonP			0.8	1.5	Ω
Output block lower-side on resistance	RonN			0.6	1.2	Ω
Turn on time	TPLH	With no load *1			0.15	μS
Turn off time	TPHL	With no load *1			0.1	μS

*1 : Rising time from 10 to 90% and falling time from 90 to 10% are specified with regard to the OUT pin voltage.

Package Dimensions

unit : mm (typ)

3381





Pin Assignment





A1:SCL A2:SDA A3:OUT1 A4:RFG B1:CLK B2:GND B3:V_{CC} B4:OUT2

Block Diagram



Value of the resistor connected to the RFG pin

Inrush current flowing to the piezoelectric elements can be controlled in the LV8094CT by inserting a resistor between the RFG pin and GND potential.

Since the resistance affects the actuator operation, the constant must be determined in a range from 0 to 3.3Ω while monitoring the operation of the actuator.

Capacitor on the VCC line

Piezoelectric actuators are capacitive loads in electrical terms, and they operate units by charging and discharging the charges. Since the charge between the capacitor on the V_{CC} line and piezoelectric elements is transferred, the capacitor must be mounted near the V_{CC} pin. The capacitance of the capacitor required is determined by the capacitance of the piezoelectric element. A capacitance within a range that does not affect operation must be selected.

Serial Bus Communication Specifications

I²C serial transfer timing conditions



Standard mode

Parameter	symbol	Conditions	min	typ	max	unit
SCL clock frequency	fscl	SCL clock frequency	0		100	kHz
Data setup time	ts1	Setup time of SCL with respect to the falling edge of SDA	4.7			μs
	ts2	Setup time of SDA with respect to the rising edge of SCL	250			ns
	ts3	Setup time of SCL with respect to the rising edge of SDA	4.0			μs
Data hold time	th1	Hold time of SCL with respect to the rising edge of SDA	4.0			μs
	th2	Hold time of SDA with respect to the falling edge of SCL	0.06			μs
Pulse width	twL	SCL low period pulse width	4.7			μs
	twH	SCL high period pulse width	4.0			μs
Input waveform conditions	ton	SCL/SDA (input) rising time			1000	ns
	tof	SCL/ SDA (input) falling time			300	ns
Bus free time tbuf Interval between stop condition and start condition		4.7			μs	

High-speed mode

Parameter	Symbol	Conditions	min	typ	max	unit
SCL clock frequency	fscl	Clock frequency of SCL	0		400	kHz
Data setup time	ts1	Setup time of SCL with respect to the falling edge of SDA	0.6			μs
	ts2	Setup time of SDA with respect to the rising edge of SCL	100			ns
	ts3	Setup time of SCL with respect to the rising edge of SDA	0.6			μs
Data hold time	th1	Hold time of SCL with respect to the rising edge of SDA	0.6			μs
	th2	Hold time of SDA with respect to the falling edge of SCL	0.06			μs
Pulse width	twL	SCL low period pulse width	1.3			μs
	twH	SCL high period pulse width	0.6			μs
Input waveform conditions	ton	SCL/SDA (input) rise time			300	ns
	tof	SCL/SDA (input) fall time			300	ns
Bus free time	tbuf Interval between the stop condition and the start condition		1.3			μs

I²C bus transfer method

Start and stop conditions

The I²C bus requires that the state of SDA be preserved while SCL is high as shown in the timing diagram below during a data transfer operation.



When data is not being transferred, both SCL and SDA are in the high state. The start condition is generated and access is started when SDA is changed from high to low while SCL and SDA are high.

Conversely, the stop condition is generated and access is ended when SDA is changed from low to high while SCL is high.



Data transfer and acknowledgement response

After the start condition is generated, data is transferred one byte (8 bits) at a time. Any number of data bytes can be transferred consecutively.

An ACK signal is sent to the sending side from the receiving side every time 8 bits of data are transferred. The transmission of an ACK signal is performed by setting the receiving side SDA to low after SDA at the sending side is released immediately after the clock pulse of SCL bit 8 in the data transferred has fallen low.

After the receiving side has sent the ACK signal, if the next byte transfer operation is to receive only the byte, the receiving side releases SDA on the falling edge of the 9th clock of SCL.

There are no CE signals in the I²C bus ; instead, a 7-bit slave address is assigned to each device, and the first byte of the transfer data is allocated to the 7-bit slave address and to the command (R/W) which specifies the direction of subsequent data transfer.

The READ function of the LV8094CT provides only the functionality to test the BUSY state.

7-bit address data is transferred sequentially starting at the MSB and the second and subsequent bytes are written if the state of the 8th bit is low and read if the state is high.

In the LV8094CT, the slave address is stipulated to be "1110010.".

WRITE mode timing



READ mode timing



Data transfer write format

The slave address and Write command must be allocated to the first byte and the register address in the serial map must be designated in the second byte.

For the third byte, data transfer is carried out to the address designated by the register address which is written in the second byte. Subsequently, if data continues, the register address value is automatically incremented for the fourth and subsequent bytes.

Thus, continuous data transfer starting at the designated address is made possible.

After the register address reaches 07h, the transfer address for the next byte is set to 00h.

Data write example

S	1	1	1 0)	0	1	0	0	А	0	0	0 0	0 0	0	1	0	A	Data 1	Α	
Ŭ	•	•		,	Ŭ	•	Ŭ	Ŭ. ▲		Ŭ	Ŭ			Ŭ		Ŭ	,,	Duiu		
		0	ave a	ام ام		_					:.4			4	- 0	26		Write data to address 00h		
		51	ave a	laa	ress	5					egist	er ad	dress	set	10 02	zn		Write data to address 02h		
							R/V	V = 0) wri	tten										
			D)at:	a 2				А			Г)ata 3				A	Data 4	A	Р
				un	4 L							_					7.	Data i		
	,	Write	data	+o	odd	roo	0.024	_		v	Vrita	data	to ad	drag	- 04	h		Write data to address 05h		
		ville	uala	10	auu	ies	5 031	I		v	viite	uala	to au	ules	5 04	ri -	I		l	
S	Sta	art co	nditio	n				Ρ	Sto	ор со	nditio	on			A]	Α	ACK signal		
		Mas	ter sid	le t	rans	mis	sion			Slav	ve sid	e tran	ismiss	ion						
P																				
Dat	a re	ad e	kamp	ble			_	_									_			
S	1	1	1 0)	0	1	0	1	А				Data				Α	P		
		SI	ave a	ldd	lress	S						Re	ad da	ta						
							R/W	= 1	read	ł							N	otify end of read by not sending or	ut AC	Ж
	1															-				
S	Sta	art co	nditio	n				Ρ	Sto	op co	nditi	on			А		Ā	ACK signal		
		Mas	ter sid	le t	rans	mis	sion			Slav	ve sid	e tran	ismiss	ion						

Serial Map

			R	egister	Addre	SS						Da	ata			
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	0	M/I			DR	VPULSE [6	: 0]		
0									0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	1	GATE	×	ENIN	CKSEL	_ [1 : 0]	RET	[1 : 0]	INIT
1									0	0	0	0	0	0	0	0
	0	0	0	0	0	0	1	0				RST	[7 : 0]			
2									0	0	0	0	0	0	0	0
	0	0	0	0	0	0	1	1				GTAS	[7:0]	-		
3									0	0	0	0	0	0	0	0
	0	0	0	0	0	1	0	0				GTBR	[7:0]			
4									0	0	0	0	0	0	0	0
	0	0	0	0	0	1	0	1				GTBS	[7:0]	-		
5									0	0	0	0	0	0	0	0
	0	0	0	0	0	1	1	0				STP	[7 : 0]			
6									0	0	0	0	0	0	0	0
	0	0	0	0	0	1	1	1	1 x x x x INITMOV [7 : 4]							
7									0	0	0	0	0	0	0	0
			READ) mode	only re	egister			BUSY	×	×	×	×	×	×	×
8									0	0	0	0	0	0	0	0

Upper : Register name Lower : Default value

Serial Mode Settings

0	0	0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0
	D0	to D6 [.]		II SE L	$6 \cdot 01$			•								

D0 to D6: DRVPULSE [6:0]

Operation count setting register. Specify a number from 0 to 127.

The number of cyclic operations determined by $\langle DRVPLUSE$ setting> $\times \langle STP$ setting> are performed.

Additional data can be input and data is added up to the equivalent of total of 512 pulses.

However, if the EN pin is set low or the ENIN register is set to 0, the DRVPULSE input is not accepted because the DRVPULSE counter is in the reset state.

Since the output operation is carried out at the time the DRVPULSE input is recognized, the generation of the OUT signal is started at the time an ACK signal is generated after the execution of the instruction at address 00H according to the value of the waveform setup register established at that time.

D7	M/I
0	∞
1	macro

Operation direction switching *Default Infinity d

Infinity distance direction Macro direction

Operation direction switching register

The operation count setting register is reset when the register is switched. To stop the operation of the unit, switch the M/I register and set DRVPULSE to 0 for input. This register is also used to set the direction of operation when the initialization sequence is to be performed.

1	0	0	0	0	0	0	0	1	D7	0	D5	D4	D3	D2	D1	D0
		Regiset to 1		r selectin	g wheth	er the i	nitializ	ation se	equence	is to be	e perfor	med w	hen EN	is set h	igh and	I ENIN
	D	0 IN	NIT				Initia	alizatio	n to be	perforn	ned/not	to be p	erform	ed setti	ng	
	0) Ir	nitializati	on to be pe	erformed		*Def	fault								
	1	l In	nitializati	on not to b	e performe	ed										
	D: 0	_		RET 2 times			Num *Def		nitializ	ation se	equence	e swing	back			
	0)	1	1 time												
	1		0	3 times												

D4	D3	CKSEL
0	0	1/4
0	1	1/2
1	0	1
1	1	1

4 times

1

1

Input clock division ratio switching *Default 1/4 1/2 1 (no frequency division) 1 (no frequency division)

D5 : ENIN ENIN register is used to start up IC and to give a trigger for initialization. Output operation of the IC is activated only when the EN pin is set high and EN pin is set to 1. A trigger for the initialization is also issued at the timing when the EN pin is set high and EN pin is set to 1.

D7	GATE	Gate mode operation	
0	MODE1	*Default	Forward/reverse/braking
1	MODE2		Forward/reverse/standby

2	0	0	0	0	0	0	1	0	D7	D6	D5	D4	D3	D2	D1	D0
									(a .							

RST7 to RST0 : Specifies the number of clocks per period (0 to 255). Default = 0

3	0	0	0	0	0	0	1	1	D7	D6	D5	D4	D3	D2	D1	D0
GTAS7 to GTAS0 : Sets the GATE_A pulse set value (0 to 255). Default = 0																
4	0	0	0	0	0	1	0	0	D7	D6	D5	D4	D3	D2	D1	D0

GTBR7 to GTBR0 : Sets the GATE_B pulse reset value (0 to 255). Default = 0



D3	D2	D1	D0	INIT7 to 4	16 to 256
0	0	0	0	0	16
0	0	0	1	1	32
0	0	1	0	2	48
0	0	1	1	3	64
0	1	0	0	4	80
0	1	0	1	5	96
0	1	1	0	6	112
0	1	1	1	7	128
1	0	0	0	8	144
1	0	0	1	9	160
1	0	1	0	10	176
1	0	1	1	11	192
1	1	0	0	12	208
1	1	0	1	13	224
1	1	1	0	14	240
1	1	1	1	15	256

8	No register address	D7	0	0	0	0	0	0	0
DELD	a								

READ only register line.

 $D7:BUSY\ register \quad Set\ to\ 1\ when\ the\ IC\ is\ performing\ the\ output\ operation.$

Set to 0 when the IC stops the output operation.

Functional Description

1 period :

One period of OUT waveform operation is equivalent to one output operation.



Initialization sequence (on or off and direction can be set by I²C) :

This is an internal sequence in which the actuator is moved to the initial position when the IC is started up. Switching the value of the ENIN register from 0 to 1 when the EN pin is set high starts the IC (conversely, the IC is also started by switching the state of the EN pin from low to high when the ENIN is set to 1).

The presence or absence of the initialization operation can be set using the initialization mode select register (INIT). If the initialization operation is specified, the direction of the initialization sequence can be set using the M/I register. • M/I register = 0 : Initialization processing in infinity direction

The IC performs the number of operations determined by STP setting period \times INIT setting times in the infinite direction, then waits for the period equivalent to STP setting period \times 4 times, and performs the number of swing back operations equal to STP setting period \times RET setting times in the macro direction.

M/I register = 1 : Auto macro operation in macro direction The IC performs the number of operations determined by STP setting period × INIT setting times in the macro direction, then waits for the period equivalent to STP setting periods × 4, and performs the number of swing back operations equal to STP period setting period × RET setting times in the infinity direction.

CLK input :

The pin for the external CLK input that provides the reference time for generating drive waveforms. The frequency division ratio for I²C communication can be selected from 1/4, 1/2, and 1/1. Drive waveforms are generated by counting this frequency-divided clk pulses as the basic count unit. The LV8093CS supports frequency from 10MHz to 60MHz depending on the frequency division ratio and counter settings.

Register setup sequence :

(1) Apply V_{CC}.

- (2) Set register addresses x01 to 0x07 (set the waveform and drive conditions).
- (3) Set the ENIN register to 1 (invoke initialization procedures if initialization is enabled or start up the IC).
- (4) Set up M/I and DRVPULSE to start the AF operation (actuator operation instruction).

 I^2C communication during output operation :

 I^2C communication with all the registers is possible even when the IC is in operation (OUT processing or BUSY is held high).

Actuator drive waveform settings :

Configuration of piezoelectric actuator drive waveform



The drive waveforms are set using four parameters: RST, GTAS, GTBR and GTBS.

- RST : Parameter determines the period, and sets the reference clock pulse count minus 1.
- GTAS : Parameter determines the time taken for the gate signal A to the falling edge from the reference point. Since the signal raises after two clock pulses from the reference, the Ta reference clock cycle count plus 1 is set.
- GTBR : Parameter determines the time taken for the gate signal B to the rising edge from the reference point. It sets the value obtained by adding the reference clock pulse count during the time from GTAS to "off."
- GTBS : Parameter determines the time taken for the gate signal B to the falling ewdge from the reference point. It sets the value obtained by adding the reference clock pulse count during the time from GTBR to "Tb."
- [Example of settings] When setting reference clock to 10MHz, period to 13µs, Ta to 2.0µs, off to 0.3µs, and Tb to 3.0µs Since the reference clock time is 0.1µs :

The period is 130 clks. \rightarrow Specify 129 (RST value of 130 -1). Ta is 20 clks. \rightarrow Specify 21 (GTAS value of 20 + 1). off is 3 clks. \rightarrow Specify 24 (GTBR value of 21 + 3). Tb is 30 clks. \rightarrow Specify 54 (GTBS value of 24 + 30).

Timing charts

Enlarged view of the sequence of output signals



Sequence of initial setting operation ("on" or "off" can be set by the I²C settings.) When M/I register = $00 \rightarrow$ Movement toward infinity position







LV8094CT



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affimative Action Employer. This literature is subject to all applicable copyright and so not for resale in any manner.