

Si5341/40 Rev D Data Sheet

Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock Generator

The any-frequency, any-output Si5341/40 clock generators combine a wide-band PLL with proprietary MultiSynth[™] fractional synthesizer technology to offer a versatile and high performance clock generator platform. This highly flexible architecture is capable of synthesizing a wide range of integer and non-integer related frequencies up to 1 GHz on 10 differential clock outputs while delivering sub-100 fs rms phase jitter performance with 0 ppm error. Each of the clock outputs can be assigned its own format and output voltage enabling the Si5341/40 to replace multiple clock ICs and oscillators with a single device making it a true "clock tree on a chip."

The Si5341/40 can be quickly and easily configured using ClockBuilderPro software. Custom part numbers are automatically assigned using a ClockBuilder Pro[™] for fast, free, and easy factory pre-programming or the Si5341/40 can be programmed via I2C and SPI serial interfaces.

Applications:

- · Clock tree generation replacing XOs, buffers, signal format translators
- · Any-frequency clock translation
- · Clocking for FPGAs, processors, memory
- · Ethernet switches/routers
- OTN framers/mappers/processors
- Test equipment and instrumentation
- Broadcast video

KEY FEATURES

- Generates any combination of output frequencies from any input frequency
- Ultra-low jitter of 90 fs rms
- Input frequency range:
 - External crystal: 25 to 54 MHz
 - Differential clock: 10 to 750 MHz
- LVCMOS clock: 10 to 250 MHz
- · Output frequency range:
 - Differential: 100 Hz to 1028 MHz
- LVCMOS: 100 Hz to 250 MHz
- Highly configurable outputs compatible with LVDS, LVPECL, LVCMOS, CML, and HCSL with programmable signal amplitude
- Si5341: 4 input, 10 output, 64-QFN 9x9 mm
- Si5340: 4 input, 4 output, 44-QFN 7x7 mm



1. Features List

The Si5341/40 Rev D features are listed below:

- Generates any combination of output frequencies from any input frequency
- Ultra-low jitter of 90 fs rms
- Input frequency range:
 - External crystal: 25 to 54 MHz
 - Differential clock: 10 to 750 MHz
 - LVCMOS clock: 10 to 250 MHz
- Output frequency range:
 - Differential: 100 Hz to 1028 MHz
 - LVCMOS: 100 Hz to 250 MHz
- Highly configurable outputs compatible with LVDS, LVPECL, LVCMOS, CML, and HCSL with programmable signal amplitude
- · Locks to gapped clock inputs
- · Optional zero delay mode
- Glitchless on the fly output frequency changes

- DCO mode: as low as 0.001 ppb steps
- Core voltage
 - VDD: 1.8 V ±5%
 - VDDA: 3.3 V ±5%
- Independent output clock supply pins
 - 3.3 V, 2.5 V, or 1.8 V
- Serial interface: I2C or SPI
- In-circuit programmable with non-volatile OTP memory
- ClockBuilder Pro software simplifies device configuration
- Si5341: 4 input, 10 output, 64-QFN 9x9 mm
- Si5340: 4 input, 4 output, 44-QFN 7x7 mm
- Temperature range: -40 to +85 °C
- Pb-free, RoHS-6 compliant

2. Ordering Guide

Number of In- put/Output Clocks	Output Clock Frequency Range (MHz)	Frequency Syn- thesis Mode	Package	Temperature Range
	0.0001 to 1028 MHz	Integer and		
	0.0001 to 350 MHz	Fractional	64-QFN	
4/10	0.0001 to 1028 MHz	lata ang Oaks	9x9 mm	–40 to 85 °C
	0.0001 to 350 MHz	- Integer Only		
	0.0001 to 1028 MHz	Integer and		
	0.0001 to 350 MHz	Fractional	44-QFN	40 to 85 °C
4/4	0.0001 to 1028 MHz	lata ang Oaks	7x7 mm	
	0.0001 to 350 MHz	- Integer Only		
			Evaluation	
—			Board	_
	put/Output	put/Output Clocks Output Clock Frequency Range (MHz) 4/10 0.0001 to 1028 MHz 0.0001 to 350 MHz 0.0001 to 1028 MHz 0.0001 to 350 MHz 0.0001 to 350 MHz 0.0001 to 350 MHz 0.0001 to 1028 MHz 0.0001 to 1028 MHz 0.0001 to 1028 MHz 0.0001 to 1028 MHz 0.0001 to 1028 MHz	put/Output ClocksOutput Clock Frequency Range (MHz)Frequency Syn- thesis Mode4/100.0001 to 1028 MHzInteger and Fractional0.0001 to 350 MHz0.0001 to 350 MHzInteger Only0.0001 to 350 MHz0.0001 to 350 MHzInteger Only0.0001 to 1028 MHz0.0001 to 1028 MHzInteger and Fractional4/40.0001 to 1028 MHzInteger and Fractional4/40.0001 to 1028 MHzInteger only	put/Output ClocksOutput Clock Frequency Range (MHz)Prequency Syn- thesis ModePackage4/100.0001 to 1028 MHzInteger and

Table 2.1. Si5341/40 Ordering Guide

Note:

1. Add an R at the end of the OPN to denote tape and reel ordering options.

2. Custom, factory pre-programmed devices are available. Ordering part numbers are assigned by Silicon Labs and the ClockBuilder Pro software utility. Custom part number format is: e.g., Si5341A-Dxxxxx-GM, where "xxxxx" is a unique numerical sequence representing the preprogrammed configuration.

3. See 3.9 Custom Factory Preprogrammed Devices and 3.10 Enabling Features and/or Configuration Settings Not Available in ClockBuilder Pro for Factory Pre-Programmed Devices for important notes about specifying a preprogrammed device to use features or device register settings not yet available in CBPro.



*See Ordering Guide table for current product revision ** 5 digits; assigned by ClockBuilder Pro



3. Functional Description

The Si5340/41-D combines a wide band PLL with next generation MultiSynth technology to offer the industry's most versatile and high performance clock generator. The PLL locks to either an external **crystal** between XA/XB or to an external **clock** connected to XA/XB or IN0, 1, 2. A fractional or integer multiplier takes the selected input clock or cystal frequency up to a very high frequency that is then divided by the MultiSynth output stage to any frequency in the range of 100 Hz to 1 GHz on each output. The MultiSynth stage can divide by both integer and fractional values. The high-resolution fractional MultiSynth dividers enable true any-frequency input to any-frequency on any of the outputs. The output drivers offer flexible output formats which are independently configurable on each of the outputs. This clock generator is fully configurable via its serial interface (I²C/SPI) and includes in-circuit programmable non-volatile memory.

3.1 Power-up and Initialization

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initialization period is complete. No clocks will be generated until the initialization is done. There are two types of resets available. A hard reset is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits will be restored to their initial state including the serial interface. A hard reset is initiated using the RSTb pin or by asserting the hard reset bit. A soft reset bypasses the NVM download. It is simply used to initiate register configuration changes.



Figure 3.1. Si5341 Power-Up and Initialization

3.2 Frequency Configuration

The phase-locked loop is fully contained and does not require external loop filter components to operate. Its function is to phase lock to the selected input and provide a common reference to the MultiSynth high-performance fractional dividers.

A crosspoint mux connects any of the MultiSynth divided frequencies to any of the outputs drivers. Additional output integer dividers provide further frequency division by an even integer from 2 to (2^25)-2. The frequency configuration of the device is programmed by setting the input dividers (P), the PLL feedback fractional divider (Mn/Md), the MultiSynth fractional dividers (Nn/Nd), and the output integer dividers (R). Silicon Labs's ClockBuilder Pro configuration utility determines the optimum divider values for any desired input and output frequency plan.

3.3 Inputs

The Si5340/41-D requires either an external crystal at its XA/XB pins or an external clock at XA/XB or IN0, 1, 2.

3.3.1 XA/XB Clock and Crystal Input

An internal crystal oscillator exists between pin XA and XB. When this oscillator is enabled, an external crystal connected across these pins will oscillate and provide a clock input to the PLL. A crystal frequency of 25 MHz can be used although crystals in the frequency range of 48 MHz to 54 MHz are recommended for best jitter performance. Frequency offsets due to C_L mismatch can be adjusted using the frequency adjustment feature which allows frequency adjustments of \pm 1000 ppm. The Si5340/41 Family Reference Manual provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance. Refer to Table 5.12 Crystal Specifications on page 31 for crystal specifications.

To achieve optimal jitter performance and minimize BOM cost, a crystal is recommended on the XA/XB reference input. A clock (e.g., XO) may be used in lieu of the crystal, but it will result in higher output jitter. See the Si5340/41 Reference Manual for more information.

Selection between the external XTAL or input clock is controlled by register configuration. The internal crystal load capacitors (C_L) are disabled in the input clock mode. Refer to Table 5.3 Input Clock Specifications on page 20 for the input clock requirements at XAXB. Both a single-ended or a differential input clock can be connected to the XA/XB pins as shown in the figure below. A P_{XAXB} divider is available to accommodate external clock frequencies higher than 54 MHz.



Figure 3.2. XAXB External Crystal and Clock Connections

3.3.2 Input Clocks (IN0, IN1, IN2)

A differential or single-ended clock can be applied at IN2, IN1, or IN0. The recommended input termination schemes are shown in the figure below.



Figure 3.3. Termination of Differential and LVCMOS Input Signals

3.3.3 Input Selection (IN0, IN1, IN2, XA/XB)

The active clock input is selected using the IN_SEL[1:0] pins or by register control. A register bit determines input selection as pin or register selectable. There are internal pull ups on the IN_SEL pins.

Table 3.1.	. Manual Input Selection	on Using IN_SEL[1:0] Pins
------------	--------------------------	---------------------------

IN_SE	L[1:0]	Selected Input
0	0	INO
0	1	IN1
1	0	IN2
1	1	XA/XB

3.4 Fault Monitoring

The Si5340/41-D provides fault indicators which monitor loss of signal (LOS) of the inputs (IN0, IN1, IN2, XA/XB, FB_IN) and loss of lock (LOL) for the PLL as shown in the figure below.



Figure 3.4. LOS and LOL Fault Monitors

3.4.1 Status Indicators

The state of the status monitors are accessible by reading registers through the serial interface or with dedicated pin (LOLb). Each of the status indicator register bits has a corresponding sticky bit in a separate register location. Once a status bit is asserted its corresponding sticky bit (_FLG) will remain asserted until cleared. Writing a logic zero to a sticky register bit clears its state.

3.4.2 Interrupt Pin (INTRb)

An interrupt pin (INTRb) indicates a change in state with any of the status registers. All status registers are maskable to prevent assertion of the interrupt pin. The state of the INTRb pin is reset by clearing the status registers.

3.5 Outputs

The Si5341 supports 10 differential output drivers which can be independently configured as differential or LVCMOS. The Si5340 supports 4 output drivers independently configurable as differential or LVCMOS.

3.5.1 Output Signal Format

The differential output amplitude and common mode voltage are both fully programmable and compatible with a wide variety of signal formats including LVDS and LVPECL. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS (3.3 V, 2.5 V, or 1.8 V) drivers providing up to 20 single-ended outputs, or any combination of differential and single-ended outputs.

3.5.2 Differential Output Terminations

OUTxI

For V_{CM} = 0.37V

R1

Si5341/40

VDD_{RX}

3.3V

2.5V

1.8V

The differential output drivers support both ac-coupled and dc-coupled terminations as shown in the figure below.



Standard

HCSL

Receiver

OUTxb

Si5341/40

50



3.5.3 Programmable Common Mode Voltage for Differential Outputs

50

R2

442 ohms 56.2 ohms

332 ohms 59 ohms

R2

R2

The common mode voltage (VCM) for the differential modes are programmable so that LVDS specifications can be met and for the best signal integrity with different supply voltages. When dc coupling the output driver it is essential that the receiver should have a relatively high common mode impedance so that the common mode current from the output driver is very small.

3.5.4 LVCMOS Output Terminations

LVCMOS outputs are typically dc-coupled, as shown in the figure below.

DC Coupled LVCMOS



Figure 3.6. LVCMOS Output Terminations

3.5.5 LVCMOS Output Impedance and Drive Strength Selection

Each LVCMOS driver has a configurable output impedance. It is highly recommended that the minimum output impedance (strongest drive setting) is selected and a suitable series resistor (Rs) is chosen to match the trace impedance.

Table 3.2. Nominal Output Impedance vs. OUTx_CMOS_DRV (register)

VDDO		CMOS_DRIVE_Selection					
	OUTx_CMOS_DRV=1	OUTx_CMOS_DRV=1 OUTx_CMOS_DRV=2 OUTx_CMOS_DRV=					
3.3 V	38 Ω	30 Ω	22 Ω				
2.5 V	43 Ω	35 Ω	24 Ω				
1.8 V	_	46 Ω	31 Ω				

3.5.6 LVCMOS Output Signal Swing

The signal swing (V_{OL}/V_{OH}) of the LVCMOS output drivers is set by the voltage on the VDDO pins. Each output driver has its own VDDO pin allowing a unique output voltage swing for each of the LVCMOS drivers.

3.5.7 LVCMOS Output Polarity

When a driver is configured as an LVCMOS output it generates a clock signal on both pins (OUTx and OUTxb). By default the clock on the OUTxb pin is generated with complementary polarity with the clock on the OUTx pin. The LVCMOS OUTx and OUTxb outputs can also be generated in phase.

3.5.8 Output Enable/Disable

The OEb pin provides a convenient method of disabling or enabling the output drivers. When the OEb pin is held high all outputs will be disabled. When held low, the outputs will be enabled. Outputs in the enabled state can be individually disabled through register control.

3.5.9 Output Driver State When Disabled

The disabled state of an output driver is configurable as: disable low or disable high.

3.5.10 Synchronous/Asynchronous Output Disable Feature

Outputs can be configured to disable synchronously or asynchronously. The default state is synchronous output disable. In synchronous disable mode the output will wait until a clock period has completed before the driver is disabled. This prevents unwanted runt pulses from occurring when disabling an output. In asynchronous disable mode the output clock will disable immediately without waiting for the period to complete.

3.5.11 Output Delay Control (t₀-t₄)

The Si5341/40 uses independent MultiSynth dividers ($N_0 - N_4$) to generate up to 5 unique frequencies to its 10 outputs through a crosspoint switch. By default all clocks are phase aligned. A delay path (t0 - t4) associated with each of these dividers is available for applications that need a specific output skew configuration. Each delay path is controlled by a register parameter call Nx_DELAY with a resolution of ~0.28 ps over a range of ~±9.14 ns. This is useful for PCB trace length mismatch compensation. After the delay controls are configured, the soft reset bit SOFT RST must be set high so that the output delay takes effect and the outputs are re-aligned.



Figure 3.7. Example of Independently Configurable Path Delays

All delay values are restored to their NVM programmed values after power-up or after a hard reset. Delay default values can be written to the NVM allowing a custom delay offset configuration at power-up or after a hardware reset.

3.5.12 Zero Delay Mode

A zero delay mode is available for applications that require fixed and consistent minimum delay between the selected input and outputs. The zero delay mode is configured by opening the internal feedback loop through software configuration and closing the loop externally as shown in the figure below. This helps to cancel out the internal delay introduced by the dividers, the crosspoint, the input, and the output drivers. Any one of the outputs can be fed back to the FB_IN pins, although using the output driver that achieves the shortest trace length will help to minimize the input-to-output delay. It is recommended to connect OUT9 (Si5341) or OUT3 (Si5340) to FB_IN for external feedback. The FB_IN input pins must be terminated and ac-coupled when zero delay mode is used. A differential external feedback path connection is necessary for best performance.



External Feedback Path

Figure 3.8. Si5341 Zero Delay Mode Setup

3.5.13 Sync Pin (Synchronizing R Dividers)

All the output R dividers are reset to the default NVM register state after a power-up or a hard reset. This ensures consistent and repeatable phase alignment across all output drivers to within ±100 ps of the expected value from the NVM download. Resetting the device using the RSTb pin or asserting the hard reset bit will have the same result. The SYNCb pin provides another method of re-aligning the R dividers without resetting the device, however, the outputs will only align to within 50 ns when using the SYNCb pin. This pin is positive edge triggered. Asserting the sync register bit provides the same function as the SYNCb pin. A soft reset will align the outputs to within ±100 ps of the expected value based upon the Nx_DELAY parameter.

3.5.14 Output Crosspoint

The output crosspoint allows any of the N dividers to connect to any of the clock outputs.

3.5.15 Digitally Controlled Oscillator (DCO) Modes

Each MultiSynth can be digitally controlled so that all outputs connected to the MultiSynth change frequency in real time without any transition glitches. There are two ways to control the MultiSynth to accomplish this task:

- Use the Frequency Increment/Decrement Pins or register bits.
- Write directly to the numerator of the MultiSynth divider.

An output that is controlled as a DCO is useful for simple tasks such as frequency margining or CPU speed control. The output can also be used for more sophisticated tasks such as FIFO management by adjusting the frequency of the read or write clock to the FIFO or using the output as a variable Local Oscillator in a radio application.

3.5.15.1 DCO with Frequency Increment/Decrement Pins/Bits

Each of the MultiSynth fractional dividers can be independently stepped up or down in predefined steps with a resolution as low as 0.001 ppb. Setting of the step size and control of the frequency increment or decrement is accomplished by setting the step size with the 44 bit Frequency Step Word (FSTEPW). When the FINC or FDEC pin or register bit is asserted the output frequency will increment or decrement respectively by the amount specified in the FSTEPW.

3.5.15.2 DCO with Direct Register Writes

When a MultiSynth numerator and its corresponding update bit is written, the new numerator value will take effect and the output frequency will change without any glitches. The MultiSynth numerator and denominator terms can be left and right shifted so that the least significant bit of the numerator word represents the exact step resolution that is needed for your application.

3.6 Power Management

Several unused functions can be powered down to minimize power consumption. Consult the Si5340/41 Family Reference Manual and ClockBuilder Pro configuration utility for details.

3.7 In-Circuit Programming

The Si5341/40 is fully configurable using the serial interface (I²C or SPI). At power-up the device downloads its default register values from internal non-volatile memory (NVM). Application specific default configurations can be written into NVM allowing the device to generate specific clock frequencies at power-up. Writing default values to NVM is in-circuit programmable with normal operating power supply voltages applied to its V_{DD} and V_{DDA} pins. The NVM is two time writable. Once a new configuration has been written to NVM, the old configuration is no longer accessible. Refer to the Si5340/41 Family Reference Manual for a detailed procedure for writing registers to NVM.

3.8 Serial Interface

Configuration and operation of the Si5341/40 is controlled by reading and writing registers using the I²C or SPI interface. The I2C_SEL pin selects I²C or SPI operation. Communication with both 3.3 V and 1.8 V host is supported. The SPI mode operates in either 4-wire or 3-wire. See the Si5340/41 Family Reference Manual for details.

3.9 Custom Factory Preprogrammed Devices

For applications where a serial interface is not available for programming the device, custom pre-programmed parts can be ordered with a specific configuration written into NVM. A factory pre-programmed device will generate clocks at power-up. Custom, factory-pre-programmed devices are available. Use the ClockBuilder Pro custom part number wizard (www.silabs.com/clockbuilderpro) to quickly and easily request and generate a custom part number for your configuration. In less than three minutes, you will be able to generate a custom part number with a detailed data sheet addendum matching your design's configuration. Once you receive the confirmation email with the data sheet addendum, simply place an order with your local Silicon Labs sales representative. Samples of your pre-programmed device will ship to you typically within two weeks.

3.10 Enabling Features and/or Configuration Settings Not Available in ClockBuilder Pro for Factory Pre-Programmed Devices

As with essentially all software utilities, ClockBuilder Pro is continuously updated and enhanced. By registering at http:// www.silabs.comand opting in for updates to software, you will be notified whenever changes are made and what the impact of those changes are. This update process will ultimately enable ClockBuilder Pro users to access all features and register setting values documented in this data sheet and the Si5341/40 Family Reference Manual. However, if you must enable or access a feature or register setting value so that the device starts up with this feature or a register setting, but the feature or register setting is NOT yet available in CBPro, you must contact a Silicon Labs applications engineer for assistance. An example of this type of feature or custom setting is the customizable amplitudes for the clock outputs. After careful review of your project file and custom requirements, a Silicon Labs applications engineer will email back your CBPro project file with your specific features and register settings enabled, using what is referred to as the manual "settings override" feature of CBPro. "Override" settings to match your request(s) will be listed in your design report file. Examples of setting "overrides" in a CBPro design report are shown below:

Table 3.3. Setting Overrides

Location	Name	Туре	Target	Dec Value	Hex Value
0128[6:4]	OUT6_AMPL	User	OPN & EVB	5	5

Once you receive the updated design file, simply open it in CBPro. After you create a custom OPN, the device will begin operation after startup with the values in the NVM file, including the Silicon Labs-supplied override settings.



Figure 3.9. Flowchart to Order Custom Parts with Features not Available in CBPro

Note: Contact Silicon Labs Technical Support at www.silabs.com/support/Pages/default.aspx.

4. Register Map

The register map is divided into multiple pages where each page has 256 addressable registers. Page 0 contains frequently accessible registers such as alarm status, resets, device identification, etc. Other pages contain registers that need less frequent access such as frequency configuration, and general device settings. A high level map of the registers is shown in 4.2 High-Level Register Map. Refer to the Si5340/41 Family Reference Manual for a complete list of register descriptions and settings.

4.1 Addressing Scheme

The device registers are accessible using a 16-bit address which consists of an 8-bit page address + 8-bit register address. By default the page address is set to 0x00. Changing to another page is accomplished by writing to the 'Set Page Address' byte located at address 0x01 of each page.

4.2 High-Level Register Map

Table 4.1.	High-Level	Register Map
------------	------------	---------------------

8-bit Registar Address Range00Revision IDs01Set Page Address02-0ADevice IDs0B-15Alarm Status0F-15Alarm Status17-18INTR Masks11CReset controls2C-E1Alarm ConfigurationE2-E4NVM Controls01Set Page Address01Of11CReset controls2C-E1Alarm Configuration11CReset controls11CReset controls11CSet Page Address01Of01Set Page Address01Of1142Output Driver Controls1142Output Driver Controls1142Output Driver Controls1142Output Driver Controls1142Output Driver Controls1142Output Driver Controls0201Set Page Address03Set Page Address0436-3D114Settings35-3DPLL Feedback Divider (M) Settings36PLL Feedback Divider (M) Update Bit37MultSynth Divider (NO Update Bit147-6AOutput Divider (NO Update Bit03OCMultSynth Divider (NO Update Bit17MultSynth Divider (NO Update Bit <t< th=""><th>16-B</th><th colspan="2">16-Bit Address</th></t<>	16-B	16-Bit Address	
01Set Page Address02-0ADevice IDs0B-15Alarm Status17-1BINTR Masks1CReset controls2C-E1Alarm ConfigurationE2-E4NVM ControlsE2-E4NVM Controls01Set Page Address01Set Page Address01Set Page Address01Set Page Address02011Set Page Address020103Set Page Address040.005XTAL Frequency Adjust06-2FInput Divider (P) Settings30Input Divider (P) Settings35-3DPLL Feedback Divider (M) Update Bits35-3DPLL Feedback Divider (M) Update Bits36-72User Scratch Pad MemoryFEDevice Ready Status030131Set Page Address040.135-3DPLL Feedback Divider (M) Update Bits36-72User Scratch Pad MemoryFEDevice Ready Status03013602-37MultiSynth Divider (N1) Update Bit17MultiSynth Divider (N1) Update Bit122MultiSynth Divider (N2) Update Bit38MultiSynth Divider (N3) Update Bit39-58FINC/FDEC Settings No-N459-62Output Divider (D1) Settings	8-bit Page Address	8-bit Register Address Range	
02-0ADevice IDs0B-15Alarm Status17-1BINTR Masks1CReset controls2C-E1Alarm ConfigurationE2-E4NVM ControlsFEDevice Ready Status010101Set Page Address02016Device Ready Status0101020103Dutput Driver Controls0402-0505XTAL Frequency Adjust06-26NTAL Frequency Adjust070108-27Input Divider (P) Settings30Input Divider (P) Update Bits35-3DPLL Feedback Divider (M) Settings36PLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings0301Set Page Address0402-37MultiSynth Divider (N0-N4) Settings05021Set Set Set Set Set Set Set Set Set Set	00	00	Revision IDs
08-15Alam Status17-1BINTR Masks1CReset controls2C-E1Alam ConfigurationE2-E4NVM ControlsFEDevice Ready Status016108-3AOutput Driver Controls41-42Output Driver ControlsFEDevice Ready Status02015E1 Page Address020191 Set Page Address020192 Otiput Driver Controls030193 Set Page Address04 Device Ready Status05 Otiput Driver Controls94 Device Ready Status95 Device Ready Status96 Device Ready Status97 Device Ready Status98 Device Ready Status99 Device Ready Status99 Device Ready Status90 Device Ready Status90 Device Ready Status91 Device Ready Status92 Device Ready Status93 Device Ready Status94 Device Ready Status95 Device Ready Status96 Device Ready Status96 Device Ready Status91 Device Ready Status92 Device Ready Status93 Dil94 Device Ready Status94 Device Ready Status95 Device Ready Status96 Device Ready Status96 Device Ready Status97 Device Ready Status98 Device Ready Status99 Device Ready Status90 Device Ready Status90 Device Ready Status91 Device Ready Status92 Device Ready Status <td></td> <td>01</td> <td>Set Page Address</td>		01	Set Page Address
17-1BINTR Masks1CReset controls2C-E1Alarm ConfigurationE2-E4NVM ControlsFEDevice Ready Status01Set Page Address08-3AOutput Driver Controls41-42Output Driver Controls41-42Output Driver Disable MasksFEDevice Ready Status0201Set Page Address0301Set Page Address0402-05XTAL Frequency Adjust05XTAL Frequency Adjust06-2FInput Divider (P) Update Bits35-3DPLL Feedback Divider (M) Settings3EPLL Feedback Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address0402-37MultiSynth Divider (NO) Update Bit17MultiSynth Divider (NO) Update Bit22MultiSynth Divider (N1) Update Bit2302343835-35FINC/FDEC Settings N0-N436FINC/FDEC Settings N0-N437-36FINC/FDEC Settings N0-N438-62Output Divider (N1) Update Bit		02-0A	Device IDs
1CReset controls2C-E1Alarm ConfigurationE2-E4NVM ControlsFEDevice Ready Status01Set Page Address01.40168-3AOutput Driver Controls41-42Output Driver Disable MasksFEDevice Ready Status0201Set Page Address03019402-05104Set Page Address10530105109245106-27Input Divider (P) Settings30Input Divider (P) Update Bits35-3DPLL Feedback Divider (M) Settings369111535-3D914Set Page Address1160utput Divider (R) Settings117MultiSynth Divider (NO-N4) Settings11802-37119Set Page Address11902-37119Set Page Address120MultiSynth Divider (N0) Update Bit121122121122122MultiSynth Divider (N1) Update Bit122MultiSynth Divider (N2) Update Bit1233812439-58125Output Divider (N1) Update Bit12639-58127Settings N0-N412839-58129Settings N0-N4129Settings N0-N412939-58120Settings N0-N4121Settings N0-N4122Settings N0-N4123Settings N0-N4 <td></td> <td>0B-15</td> <td>Alarm Status</td>		0B-15	Alarm Status
2C-E1Alarm ConfigurationE2-E4NVM ControlsFEDevice Ready Status01Set Page Address08-3AOutput Driver Controls41-42Output Driver Disable MasksFEDevice Ready Status0201Set Page Address0302-05XTAL Frequency Adjust04-25XTAL Frequency Adjust05-30Input Divider (P) Settings30Input Divider (P) Update Bits35-3DPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address02-37MultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit2802-3718MultiSynth Divider (N2) Update Bit38MultiSynth Divider (N2) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Divider (N4) Settings		17-1B	INTR Masks
E2-E4NVM ControlsFEDevice Ready Status0101Set Page Address08-3AOutput Driver Controls41-42Output Driver Disable MasksFEDevice Ready Status0201Set Page Address0302-05XTAL Frequency Adjust04-2FInput Divider (P) Settings30Input Divider (P) Update Bits35-3DPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address0402-37MultiSynth Divider (N-N4) Settings0201Set Page Address3301Set Page Address3402-37MultiSynth Divider (N0-V4) Settings3502-37MultiSynth Divider (N0) Update Bit3602-37MultiSynth Divider (N1) Update Bit3738MultiSynth Divider (N2) Update Bit38MultiSynth Divider (N2) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Divider (N2) Settings		1C	Reset controls
FEDevice Ready Status01Set Page Address08-3AOutput Driver Controls41-42Output Driver Disable MasksFEDevice Ready Status0201Set Page Address0201Set Page Address0302-05XTAL Frequency Adjust30Input Divider (P) Settings3301Device Ready Status3436-3DPLL Feedback Divider (M) Update Bit35-3DPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address0402-37MultiSynth Divider (N0-N4) Settings0501Set Page Address0601Set Page Address17MultiSynth Divider (N1) Update Bit17MultiSynth Divider (N2) Update Bit1821MultiSynth Divider (N1) Update Bit1922MultiSynth Divider (N1) Update Bit1038MultiSynth Divider (N2) Update Bit1338MultiSynth Divider (N4) Update Bit1339-58FINC/FDEC Settings N0-N41059-62Output Divider (D1) Settings		2C-E1	Alarm Configuration
0101Set Page Address08-3AOutput Driver Controls41-42Output Driver Disable MasksFEDevice Ready Status0201Set Page Address0201.0Set Page Address0308-2FInput Divider (P) Settings30Input Divider (P) Update Bits35-3DPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address0402-37MultiSynth Divider (N0-N4) Settings050202111Set Page Address1202-37MultiSynth Divider (N0-N4) Settings13021Set Page Address1402MultiSynth Divider (N1) Update Bit1517MultiSynth Divider (N1) Update Bit1622MultiSynth Divider (N2) Update Bit17MultiSynth Divider (N2) Update Bit1838MultiSynth Divider (N4) Update Bit1938FINC//FDEC Settings N0-N41959-62Output Delay (Dt) Settings		E2-E4	NVM Controls
08-3AOutput Driver Controls41-42Output Driver Disable MasksFEDevice Ready Status0201Set Page Address0202-05XTAL Frequency Adjust08-2FInput Divider (P) Settings30Input Divider (P) Update Bits35-3DPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address0402-37MultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit2822MultiSynth Divider (N2) Update Bit38MultiSynth Divider (N3) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Divider (N2) Update Bit		FE	Device Ready Status
41-42Output Driver Disable MasksFEDevice Ready Status0201Set Page Address02-05XTAL Frequency Adjust08-2FInput Divider (P) Settings30Input Divider (P) Update Bits35-3DPLL Feedback Divider (M) Settings3EPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings68-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address0402-37MultiSynth Divider (N0-N4) Settings0502-37MultiSynth Divider (N1) Update Bit17MultiSynth Divider (N2) Update Bit2822MultiSynth Divider (N3) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings	01	01	Set Page Address
FEDevice Ready Status0201Set Page Address02-05XTAL Frequency Adjust08-2FInput Divider (P) Settings30Input Divider (P) Update Bits35-3DPLL Feedback Divider (M) Settings3EPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address0402-37MultiSynth Divider (N0-N4) Settings050217MultiSynth Divider (N1) Update Bit17MultiSynth Divider (N2) Update Bit2822MultiSynth Divider (N3) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		08-3A	Output Driver Controls
0201Set Page Address02-05XTAL Frequency Adjust08-2FInput Divider (P) Settings30Input Divider (P) Update Bits35-3DPLL Feedback Divider (M) Settings3EPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status030104Set Page Address0502-3717MultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit22MultiSynth Divider (N2) Update Bit38MultiSynth Divider (N3) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		41-42	Output Driver Disable Masks
O2-05XTAL Frequency Adjust08-2FInput Divider (P) Settings30Input Divider (P) Update Bits35-3DPLL Feedback Divider (M) Settings3EPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address0402-37MultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit22MultiSynth Divider (N2) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		FE	Device Ready Status
08-2FInput Divider (P) Settings30Input Divider (P) Update Bits35-3DPLL Feedback Divider (M) Settings3EPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address040CMultiSynth Divider (N0-N4) Settings050C17MultiSynth Divider (N1) Update Bit203838MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings	02	01	Set Page Address
30Input Divider (P) Update Bits35-3DPLL Feedback Divider (M) Settings3EPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address0302-37MultiSynth Divider (N0-N4) Settings0CMultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit22MultiSynth Divider (N2) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		02-05	XTAL Frequency Adjust
35-3DPLL Feedback Divider (M) Settings3EPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address02-37MultiSynth Divider (N0-N4) Settings0CMultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit2022MultiSynth Divider (N2) Update Bit38MultiSynth Divider (N3) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		08-2F	Input Divider (P) Settings
Structure3EPLL Feedback Divider (M) Update Bit47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address02-37MultiSynth Divider (N0-N4) Settings0CMultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit22MultiSynth Divider (N2) Update Bit38MultiSynth Divider (N3) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		30	Input Divider (P) Update Bits
47-6AOutput Divider (R) Settings6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address02-37MultiSynth Divider (N0-N4) Settings0CMultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit22MultiSynth Divider (N2) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		35-3D	PLL Feedback Divider (M) Settings
6B-72User Scratch Pad MemoryFEDevice Ready Status0301Set Page Address02-37MultiSynth Divider (N0-N4) Settings0CMultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit22MultiSynth Divider (N2) Update Bit2DMultiSynth Divider (N3) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		3E	PLL Feedback Divider (M) Update Bit
FEDevice Ready Status0301Set Page Address02-37MultiSynth Divider (N0-N4) Settings0CMultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit22MultiSynth Divider (N2) Update Bit2DMultiSynth Divider (N3) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		47-6A	Output Divider (R) Settings
0301Set Page Address02-37MultiSynth Divider (N0-N4) Settings0CMultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit22MultiSynth Divider (N2) Update Bit2DMultiSynth Divider (N3) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		6B-72	User Scratch Pad Memory
02-37MultiSynth Divider (N0-N4) Settings0CMultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit22MultiSynth Divider (N2) Update Bit2DMultiSynth Divider (N3) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		FE	Device Ready Status
OCMultiSynth Divider (N0) Update Bit17MultiSynth Divider (N1) Update Bit22MultiSynth Divider (N2) Update Bit2DMultiSynth Divider (N3) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings	03	01	Set Page Address
17MultiSynth Divider (N1) Update Bit22MultiSynth Divider (N2) Update Bit2DMultiSynth Divider (N3) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		02-37	MultiSynth Divider (N0-N4) Settings
22MultiSynth Divider (N2) Update Bit2DMultiSynth Divider (N3) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		0C	MultiSynth Divider (N0) Update Bit
2DMultiSynth Divider (N3) Update Bit38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		17	MultiSynth Divider (N1) Update Bit
38MultiSynth Divider (N4) Update Bit39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		22	MultiSynth Divider (N2) Update Bit
39-58FINC/FDEC Settings N0-N459-62Output Delay (Dt) Settings		2D	MultiSynth Divider (N3) Update Bit
59-62 Output Delay (Dt) Settings		38	MultiSynth Divider (N4) Update Bit
		39-58	FINC/FDEC Settings N0-N4
63.04 Eroquopov Boodbook NO NA		59-62	Output Delay (Dt) Settings
		63-94	Frequency Readback N0-N4
FE Device Ready Status		FE	Device Ready Status

Si5341/40 Rev D Data Sheet Register Map

16-Bit	16-Bit Address	
8-bit Page Address	8-bit Page Address 8-bit Register Address Range	
04-08	00-FF	Reserved
09	01	Set Page Address
	49	Input Settings
	1C	Zero Delay Mode Settings
A0-FF	00-FF	Reserved

5. Electrical Specifications

Table 5.1. Recommended Operating Conditions¹

(V_{DD}=1.8 V ± 5%, V_{DDA}=3.3 V ± 5%, T_A= -40 to 85°C)

Parameter	Symbol	Min	Тур	Max	Units
Ambient Temperature	T _A	-40	25	85	°C
Junction Temperature	TJ _{MAX}	_	_	125	°C
Core Supply Voltage	V _{DD}	1.71	1.80	1.89	V
	V _{DDA}	3.14	3.30	3.47	V
Output Driver Supply Voltage	V _{DDO}	3.14	3.30	3.47	V
		2.37	2.50	2.62	V
		1.71	1.80	1.89	V

Note:

1. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.

Table 5.2. DC Characteristics

(V _{DD} =1.8V ± 5%, V _{DDA} =3.3V ± 5%,	$V_{PPO} = 1.8V + 5\% + 5\%$	or $3.3V + 5\%$ T ₄ = -40 to 85° C)
$(v_{DD} - 1.0v \pm 5\%, v_{DDA} - 5.5v \pm 5\%)$	$v_{DDO} - 1.0v \pm 5\%, 2.5v \pm 5\%$	$1013.30 \pm 3/0, 1A = -4010030$

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Core Supply Current ^{1, 2}	I _{DD}	Si5340/41	_	115	230	mA
	I _{DDA}	Si5340/41		120	130	mA
Output Buffer Supply Current	I _{DDOx}	LVPECL Output ³	_	22	26	mA
		@ 156.25 MHz				
		LVDS Output ³	_	15	18	mA
		@ 156.25 MHz				
		3.3 V LVCMOS ⁴ output	_	22	30	mA
		@ 156.25 MHz				
		2.5 V LVCMOS ⁴ output	_	18	23	mA
		@ 156.25 MHz				
		1.8 V LVCMOS ⁴ output	_	12	16	mA
		@ 156.25 MHz				
Total Power Dissipation ^{1, 5}	Pd	Si5341		880	1150	mW
		Si5340	_	680	875	mW

Note:

1. Si5341 test configuration: 7 x 2.5 V LVDS outputs enabled @ 156.25 MHz. Excludes power in termination resistors.

2. Si5340 test configuration: 4 x 2.5 V LVDS outputs enabled @ 156.25 MHz. Excludes power in termination resistors.

- 3. Differential outputs terminated into an ac-coupled 100 Ω load.
- 4. LVCMOS outputs measured into a 6-inch 50 W PCB trace with 5 pF load. The LVCMOS outputs were set to OUTx_CMOS_DRV=3, which is the strongest driver setting. Refer to the Si5341/40 Family Reference Manual for more details on register settings.

Differential Output Test Configuration



LVCMOS Output Test Configuration



5. Detailed power consumption for any configuration can be estimated using ClockBuilderPro when an evaluation board (EVB) is not available. All EVBs support detailed current measurements for any configuration.

Table 5.3. Input Clock Specifications

(V_DD=1.8V ± 5%, V_DDA=3.3V ± 5%, T_A=-40 to 85°C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Standard Input Buffer with Diff	erential or Sing	le-Ended - AC-Coupled (IN0	/IN0b, IN1/IN [·]	1b, IN2/IN2b,	FB_IN/FB_IN	b)
Input Frequency Range	f _{IN}	Differential	0.008	_	750	MHz
		All Single-ended Signals	0.008	_	250	MHz
		(including LVCMOS)				
Input Voltage Swing ¹	V _{IN}	Differential AC-coupled	100	_	1800	mVpp_se
		f _{IN} < 250 MHz				
		Differential AC-coupled	225	_	1800	mVpp_se
		250 MHz < f _{IN} < 750 MHz				
		Single-ended AC-coupled	100	_	3600	mVpp_se
		f _{IN} < 250 MHz				
Slew Rate ^{2, 3}	SR		400	_	_	V/µs
Duty Cycle	DC		40		60	%
Input Capacitance	C _{IN}		_	0.3	_	pF
Input Resistance	R _{IN}		_	16	_	kΩ
Pulsed CMOS Input Buffer - DC	Coupled (IN0,	IN1, IN2) ⁴		I		
Input Frequency	f _{IN}		0.008		250	MHz
Input Voltage	VIL		-0.2	_	0.4	V
	V _{IH}		0.8		_	V
Slew Rate ^{2, 3}	SR		400	_	_	V/µs
Duty Cycle	DC	Clock Input	40		60	%
Minimum Pulse Width	PW	Pulse Input	1.6	_	_	ns
Input Resistance	R _{IN}		—	8	_	kΩ
REFCLK (Applied to XA/XB)						
Input Frequency Range	f _{IN}	Full operating range. Jitter performance may be re- duced.	10	_	200	MHz
		Range for best jitter.	48	_	54	MHz
Input Single-ended Voltage Swing	V _{IN_SE}		365	_	2000	mVpp_se
Input Differential Voltage Swing	V _{IN_DIFF}		365	_	2500	mVpp_diff
Slew Rate ^{2, 3}	SR	Imposed for best jitter per- formance	400	_	-	V/µs
Input Duty Cycle	DC		40	_	60	%

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Note:						-
1. Voltage swing is specified as	s single-ended m	Vpp.				
	Vcm		Vpp_c	liff = 2*Vpp_se		
2. Imposed for jitter performant	ce.					
 Pulsed CMOS mode is inten they have a duty cycle signif the input thresholds (V_{IL}, V_{IF} DC-coupled Pulsed LVCMO AC-Coupled, Single-ended i 	icantly less than ₁) of this buffer ar S in the Family R	50%. A typical application ex e non-standard (0.4 and 0.8	ample is a low V, respectively	<pre>/ frequency vid y), refer to the</pre>	leo frame syno input attenuat	c pulse. Since or circuit for
4 DC acupted CMOS Input Bu	Iffor coloction ic n	at auroparted in CleakBuilder	Dro for now d	oojano Foroja	ala andad I V	

4. DC-coupled CMOS Input Buffer selection is not supported in ClockBuilder Pro for new designs. For single-ended LVCMOS inputs to IN0,1,2 it is required to ac-couple into the differential input buffer.

Table 5.4. Control Input Pin Specifications

 $(V_{DD}$ =1.8V ± 5%, V_{DDA} =3.3V ± 5%, V_{DDS} =3.3V ± 5%, 1.8V ± 5%, T_A=-40 to 85°C)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Si5341 Control Input Pins (I2C	_SEL, IN_SEL[1:	0], RSTb, OEb, SYNCb, A1	, SCLK, A0/CS	6b, FINC, FD	EC, SDA/SDIO)	
Input Voltage	VIL		—	—	0.3xV _{DDIO} ¹	V
	V _{IH}		0.7xV _{DDIO} ¹	—	_	V
Input Capacitance	C _{IN}		_	2	_	pF
Input Resistance	R _{IN}		_	20	_	kW
Minimum Pulse Width	T _{PW}	RSTb, SYNCb, FINC, and FDEC	100	_	_	ns
Frequency Update Rate	F _{UR}	FINC and FDEC	_	_	1	MHz
Si5340 Control Input Pins (I2C	_SEL, IN_SEL[1:	0], RSTb, OEb, A1, SCLK, A	A0/CSb, SDA/	SDIO)		
Input Voltage	V _{IL}		—	_	0.3xV _{DDIO} ¹	V
	V _{IH}		0.7xV _{DDIO} ¹	_	_	V
Input Capacitance	C _{IN}		_	2	_	pF
Input Resistance	R _{IN}		_	20	_	kW
Minimum Pulse Width	T _{PW}	RSTb only	100			ns

Note:

1. V_{DDIO} is determined by the IO_VDD_SEL bit. It is selectable as V_{DDA} or V_{DD}. Refer to the Family Reference Manual for more details on register settings.

Table 5.5. Differential Clock Output Specifications

$(V_{DD}\text{=}1.8 \text{ V} \pm 5\%, \text{ V}_{DDA}\text{=}3.3 \text{V} \pm 5\%, \text{ V}_{DDO}\text{=}1.8 \text{ V} \pm 5\%, \text{ 2.5 V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, \text{ T}_{\text{A}}\text{=} \text{-40 to } 85^{\circ}\text{C})$

Parameter	Symbol	Test Cor	ndition	Min	Тур	Max	Units
Output Frequency	f _{OUT}	MultiSynth	not used	0.0001		720	MHz
			-	733.33	_	800.00	_
			-	825		1028	_
		MultiSynt	h used	0.0001	_	720	MHz
Duty Cycle	DC	f _{OUT} < 40	0 MHz	48	_	52	%
		400 MHz < f _{OUT}	- < 1028 MHz	45		55	%
Output-Output Skew	T _{SKS}	Outputs on sam	ne MultiSynth	_		65	ps
Using Same MultiSynth		(Measured at 712.5 MHz)					
Output-Output Skew	T _{SKD}	Outputs from different MultiSynths		_	_	90	ps
Between MultiSynths							
		(Measured at 712.5 MHz)					
OUT-OUTb Skew	Т _{SK_OUT}	Measured from the positive to negative output pins			0	50	ps
Output Voltage Swing ¹	V _{OUT}	LVD	S	350	430	510	mVpp_se
		LVPECL		640	750	900	
Common Mode Voltage ^{1, 2}	V_{CM}	V _{DDO} = 3.3 V	LVDS	1.10	1.2	1.3	V
			LVPECL	1.90	2.0	2.1	
		V _{DDO} = 2.5 V	LVPECL	1.1	1.2	1.3	
			LVDS				
		V _{DDO} = 1.8 V	Sub-LVDS	0.8	0.9	1.0	
Rise and Fall Times	t _R /t _F			_	100	150	ps
(20% to 80%)							
Differential Output Impedance	Z _O			—	100	—	Ω
Power Supply Noise Rejection ²	PSRR	10 kHz sinus	oidal noise	_	-101	_	dBc
		100 kHz sinusoidal noise		_	-96	_	-
		500 kHz sinus	500 kHz sinusoidal noise		-99	_	
		1 MHz sinusoidal noise		_	-97	-	
Output-Output Crosstalk ³	XTALK	Si534	41	_	-72	-	dBc
		Si534	40	_	-88	_	dBc

Si5341/40 Rev D Data Sheet Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Notes:				,		
put driver can be programm TIA/EIA-644 maximum. Re	ned independently	is are programmable through ro y. The maximum LVDS single-o 40 Family Reference Manual fo e voltages settings are possible	ended amplitu or more sugge	de can be up	to 110 mV hig	her than the
	OUTx Vcm- OUTxb		· vr	op_ diff=2*Vpp_s	e	
2. Measured for 156.25 MHz ured.	carrier frequency.	100 mVpp sinewave noise add	ded to VDDO	= 3.3 V and no	oise spur amp	litude meas-
	ote, AN862: Optin	in LVDS mode, with the victim mizing Si534x Jitter Performan	•			

Table 5.6. LVCMOS Clock Output Specifications

(V_{DD}=1.8V ± 5%, V_{DDA}=3.3V ± 5%, V_{DDO}=1.8V ± 5%, 2.5V ± 5%, or $3.3V \pm 5\%$, T_A= -40 to 85° C)

Parameter	Symbol	Test Condit	ion	Min	Тур	Мах	Units	
Output Frequency				0.0001	—	250	MHz	
Duty Cycle	DC	f _{OUT} < 100 N	lHz	48		52	%	
		100 MHz < f _{OUT} < 250 MHz		45	_	55		
Output-to-Output Skew	T _{SK}	Outputs on same N	lultiSynth.	_	30	140	ps	
		F _{OUT} = 156.25 MHz						
Output Voltage High ^{1, 2, 3}	V _{OH}		V	_{DDO} = 3.3 V		1		
		OUTx_CMOS_DRV=1	I _{OH =} -10 mA	V _{DDO} x 0.85			V	
		OUTx_CMOS_DRV=2	I _{OH =} -12 mA			—		
		OUTx_CMOS_DRV=3	I _{OH =} -17 mA			_		
			V	_{DO} = 2.5 V				
		OUTx_CMOS_DRV=1	I _{OH =} -6 mA	V _{DDO} x 0.85		—	V	
		OUTx_CMOS_DRV=2	I _{OH =} -8 mA			_		
		OUTx_CMOS_DRV=3	I _{OH =} -11 mA		_	_		
		V _{DDO} = 1.8 V						
		OUTx_CMOS_DRV=2	I _{OH =} -4 mA	V _{DDO} x 0.85		_	V	
		OUTx_CMOS_DRV=3	I _{OH =} -5 mA	1	—	—		

Parameter	Symbol	Test Conditi	on	Min	Тур	Мах	Units		
Output Voltage Low ^{1, 2, 3}	V _{OL}	$V_{DDO} = 3.3 V$							
		OUTx_CMOS_DRV=1	I _{OL} = 10 mA	_		V _{DDO} x 0.15	V		
		OUTx_CMOS_DRV=2	I _{OL} = 12 mA	_					
		OUTx_CMOS_DRV=3	I _{OL} = 17 mA	_		-			
			V	_{DDO} = 2.5 V			I		
		OUTx_CMOS_DRV=1	I _{OL} = 6 mA	_		V _{DDO} x 0.15	V		
		OUTx_CMOS_DRV=2	I _{OL} = 8 mA	_					
		OUTx_CMOS_DRV=3	I _{OL} = 11 mA	_					
		V _{DDO} = 1.8 V							
		OUTx_CMOS_DRV=2	I _{OL} = 4 mA	_	_	V _{DDO} x 0.15	V		
		OUTx_CMOS_DRV=3	I _{OL} = 5 mA	_					
LVCMOS Rise and Fall	tr/tf	VDDO = 3.3	VDDO = 3.3V		400	600	ps		
Times ³		VDDO = 2.5 V		_	450	600	ps		
(20% to 80%)		VDDO = 1.8 V		_	550	750	ps		

Notes:

1. Driver strength is a register programmable setting and stored in NVM. Options are OUTx_CMOS_DRV = 1, 2, 3. Refer to the Family Reference Manual for more details on register settings.

2. I_{OL}/I_{OH} is measured at V_{OL}/V_{OH} as shown in the dc test configuration.

3. A series termination resistor (Rs) is recommended to help match the source impedance to a 50 W PCB trace. A 5 pF capacitive load is assumed. The LVCMOS outputs were set to OUTx_CMOS_DRV = 3.



Table 5.7. Output Status Pin Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Si5341/40 Status Output	Pins (INTRb, SDA/SDIC)) ¹				
Output Voltage	V _{OH}	I _{OH} = -2 mA	V _{DDIO} ² x 0.85	—	_	V
	V _{OL}	I _{OL} = 2 mA	-	_	V _{DDIO} ² x 0.15	V
Si5341 Status Output Pi	ns (LOLb)					
Dutput Voltage	V _{OH}	I _{OH} = -2 mA	V _{DDIO} ² x 0.85	_	-	V
	V _{OL}	I _{OL} = 2 mA	-	—	V _{DDIO} ² x 0.15	V
Si5340 Status Output Pi	ns (LOLb, LOS_XAXBb)	1				
Output Voltage	V _{OH}	I _{OH} = -2 mA	V _{DDS} x 0.85	_	_	V
	V _{OL}	I _{OL} = 2 mA	_		V _{DDS} x 0.15	V
	NoL Not apply to the op high. V _{OL} remains valid ir	en-drain SDA/SDIO out		interface is		S

$(V_{DD}$ =1.8V ± 5%, V_{DDA} =3.3V ± 5%, V_{DDS} = 3.3V ± 5%, 1.8V ± 5%, T_A= -40 to 85°C)

2. V_{DDIO} is determined by the IO_VDD_SEL bit. It is selectable as V_{DDA} or V_{DD}. Refer to the Family Reference Manual for more details on register settings.

Table 5.8. Performance Characteristics

 $(V_{DD}=1.8V \pm 5\%, V_{DDA}=3.3V \pm 5\%, T_{A}= -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
V _{CO} Frequency Range	F _{VCO}		13.5	_	14.4	GHz
PLL Loop Bandwidth	f _{BW}		—	1.0	_	MHz
Initial Start-Up Time	t _{start}	Time from power-up to when the device gener- ates clocks (Input Fre- quency >48 MHz)		30	45	ms
PLL Lock Time ¹	t _{ACQ}	f _{IN} = 19.44 MHz	15	—	150	ms
Output Delay Adjustment	t _{DELAY_frac}	f _{VCO} = 14 GHz	—	0.28	_	ps
	t _{DELAY_int}	Delay is controlled by the	—	71.4	_	ps
	t _{RANGE}	MultiSynth	_	±9.14	_	ns
POR ² to Serial Interface Ready	t _{RDY}		—	—	15	ms

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Jitter Generation Locked to Ex- ernal Clock ³	J_{GEN}	Integer Mode ⁴	_	140	180	fs rms
		12 kHz to 20 MHz				
		Fractional/DCO Mode ⁵	—	160	210	fs rms
		12 kHz to 20 MHz				
	J _{PER}	Derived from integrated	_	110	—	fs pk-pk
	J _{CC}	– phase noise	—	180	—	fs pk
-	J _{PER}	N = 10,000 cycles Integer	_	7400		fs pk-pk
	J _{CC}	or Fractional Mode ^{4, 5} . Measured in the time do- main. Performance is limi- ted by the noise floor of the equipment.	_	6700	_	fs pk
litter Generation Locked to Ex-		XTAL Fr	equency = 48	MHz		1
ernal XTAL	J_GEN	Integer Mode ⁴	—	90	140	fs rms
		Fractional/DCO Mode ⁵ 12 kHz to 20 MHz	_	115	170	fs rms
-	J _{PER}	Derived from integrated	_	110	_	fs pk-pk
-	J _{CC}	phase noise	_	180		fs pk
-	J _{PER}	N = 10, 000 cycles Integer	_	7400		fs pk-pk
	J _{CC}	or Fractional Mode. ^{4, 5} Measured in the time do- main. Performance is limi- ted by the noise floor of the equipment.	_	6600	_	fs pk
		XTAL Fr	equency = 25	MHz		1
	J _{GEN}	Integer Mode ⁴		115	140	fs rms
		12 kHz to 20 MHz				
		Fractional Mode ⁵		140	190	fs rms
		12 kHz to 20 MHz				

Notes:

1. PLL lock time is measured by first letting the PLL lock, then turning off the input clock, and then turning on the input clock. The time from the first edge of the input clock being re-applied until LOL de-asserts is the PLL lock time.

2. Measured as time from valid V_{DD} and V_{DD33} rails (90% of their value) to when the serial interface is ready to respond to commands. Measured in SPI 4-wire mode, with SCLK @ 10 MHz.

3. Jitter generation test conditions f_{IN} = 100 MHz, f_{OUT} = 156.25 MHz LVPECL.

4. Integer mode assumes that the output dividers (Nn/Nd) are configured with an integer value.

5. Fractional and DCO modes assume that the output dividers (Nn/Nd) are configured with a fractional value and the feedback divider is integer.

Parameter	Symbol	Test Condition	Standard Mode 100 kbps			Mode kbps	Units
			Min	Max	Min	Max	
SCL Clock Frequency	f _{SCL}		_	100	—	400	kHz
Hold Time (Repeated) START Condition	t _{HD:STA}		4.0	_	0.6	_	μs
Low Period of the SCL Clock	t _{LOW}		4.7	_	1.3	_	μs
HIGH Period of the SCL Clock	thigh		4.0	_	0.6	_	μs
Set-up Time for a Repeated START Condition	t _{SU:STA}		4.7		0.6	_	μs
Data Hold Time	t _{HD:DAT}		100	—	100	—	ns
Data Set-up Time	t _{SU:DAT}		250	—	100	—	ns
Rise Time of Both SDA and SCL Signals	t _r		_	1000	20	300	ns
Fall Time of Both SDA and SCL Signals	t _f		_	300	_	300	ns
Set-up Time for STOP Con- dition	t _{SU:STO}		4.0	_	0.6	_	μs
Bus Free Time between a STOP and START Condition	t _{BUF}		4.7	_	1.3	_	μs
Data Valid Time	t _{VD:DAT}		—	3.45	—	0.9	μs
Data Valid Acknowledge Time	t _{VD:ACK}		—	3.45	—	0.9	μs

Table 5.9. I²C Timing Specifications (SCL,SDA)



Figure 5.1. I²C Serial Port Timing Standard and Fast Modes

Table 5.10. SPI Timing Specifications (4-Wire)

(V_DD=1.8V ± 5%, V_DDA=3.3V ± 5%, T_A= -40 to 85° C)

Parameter	Symbol	Min	Тур	Мах	Units
SCLK Frequency	f _{SPI}	—	_	20	MHz
SCLK Duty Cycle	T _{DC}	40	_	60	%
SCLK Period	T _C	50	_	_	ns
Delay Time, SCLK Fall to SDO Active	T _{D1}	_	12.5	18	ns
Delay Time, SCLK Fall to SDO	T _{D2}	—	10	15	ns
Delay Time, CSb Rise to SDO Tri-State	T _{D3}	_	10	15	ns
Setup Time, CSb to SCLK	T _{SU1}	5	_	_	ns
Hold Time, CSb to SCLK Rise	T _{H1}	5	_	_	ns
Setup Time, SDI to SCLK Rise	T _{SU2}	5	_	_	ns
Hold Time, SDI to SCLK Rise	T _{H2}	5	_	_	ns
Delay Time Between Chip Selects (CSb)	T _{CS}	2	_	_	T _C



Figure 5.2. 4-Wire SPI Serial Interface Timing

Table 5.11. SPI Timing Specifications (3-Wire)

(V_DD=1.8V ± 5%, V_DDA=3.3V ± 5%, T_A= -40 to 85° C)

Parameter	Symbol	Min	Тур	Мах	Units
SCLK Frequency	f _{SPI}	_	_	20	MHz
SCLK Duty Cycle	T _{DC}	40	_	60	%
SCLK Period	T _C	50	_	_	ns
Delay Time, SCLK Fall to SDO Turn-on	T _{D1}	_	12.5	20	ns
Delay Time, SCLK Fall to SDO Next-bit	T _{D2}	_	10	15	ns
Delay Time, CSb Rise to SDO Tri-State	T _{D3}	_	10	15	ns
Setup Time, CSb to SCLK	T _{SU1}	5			ns
Hold Time, CSb to SCLK Rise	T _{H1}	5			ns
Setup Time, SDI to SCLK Rise	T _{SU2}	5	_	_	ns
Hold Time, SDI to SCLK Rise	T _{H2}	5	—	_	ns
Delay Time Between Chip Selects (CSb)	T _{CS}	2	_	_	T _C



Figure 5.3. 3-Wire SPI Serial Interface Timing

Table 5.12. Crystal Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Units		
Crystal Frequency Range	f _{XTAL}	Full operating range. Jitter per- formance may be reduced.	24.97	—	54.06	MHz		
		Range for best jitter.	48		54	MHz		
Load Capacitance	CL		—	8	_	pF		
Crystal Drive Level	dL		_		200	μW		
Equivalent Series Resistance	r _{ESR}	Refer to the Si5341/40 Family Reference Manual to determine ESR and shunt capacitance.						
Shunt Capacitance	Co							

Note:

1. Refer to the Si5341/40 Family Reference Manual for recommended 48 to 54 MHz crystals. The Si5341/40 are designed to work with crystals that meet these specifications.

Table 5.13. Thermal Characteristics

Parameter	Symbol	Test Condition ¹	Value	Units
Si5341 - 64QFN				
Thermal Resistance	θ _{JA}	Still Air	22	°C/W
Junction to Ambient		Air Flow 1 m/s	19.4	
		Air Flow 2 m/s	18.3	-
Thermal Resistance	θ _{JC}		9.5	
Junction to Case				
Thermal Resistance	θ _{JB}		9.4	-
Junction to Board	Ψ _{JB}		9.3	
Thermal Resistance	Ψ _{JT}		0.2	
Junction to Top Center				
Si5340 - 44QFN				
Thermal Resistance	θ _{JA}	Still Air	22.3	°C/W
Junction to Ambient		Air Flow 1 m/s	19.4	
		Air Flow 2 m/s	18.4	
Thermal Resistance	θ _{JC}		10.9	
Junction to Case				
Thermal Resistance	θ _{JB}		9.3	
Junction to Board	Ψ _{JB}		9.2	
Thermal Resistance	Ψ _{JT}		0.23	
Junction to Top Center				
Note:	I	I		

1. Based on PCB Dimension: 3 x 4.5 mm, PCB Land/Via under GND pad: 36, Number of Cu Layers: 4

Parameter	Symbol	Test Condition	Value	Units
Storage Temperature Range	T _{STG}		-55 to +150	°C
DC Supply Voltage	V _{DD}		-0.5 to 3.8	V
	V _{DDA}		-0.5 to 3.8	V
	V _{DDO} ⁵		-0.5 to 3.8	V
Input Voltage Range	V _{I1}	IN0-IN2, FB_IN	-0.85 to 3.8	V
	V _{I2}	IN_SEL[1:0], RSTb, OEb, SYNCb, I2C_SEL, SDI, SCLK, A0/CSb, A1, SDA/SDIO, FINC/ FDEC	-0.5 to 3.8	V
	V _{I3}	XA/XB	-0.5 to 2.7	V
Latch-up Tolerance	LU		JESD78 Compliant	
ESD Tolerance	HBM	100 pF, 1.5 kΩ	2.0	kV
Maximum Junction Temperature in Operation	T _{JCT}		125	°C
Soldering Temperature (Pb-free profile) ⁵	T _{PEAK}		260	°C
Soldering Temperature Time at T _{PEAK}	T _P		20 to 40	sec
(Pb-free profile) ⁵				

Table 5.14. Absolute Maximum Ratings^{1, 2, 3, 4}

Notes:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2.64-QFN and 44-QFN packages are RoHS-6 compliant.

3. Moisture sensitivity level is MSL2. For more packaging information, go to the Silicon Labs RoHS information page.

4. The minimum voltage at these pins can be as low as –1.0 V when an AC input signal of 10 MHz or greater is applied. See Table 5.3 Input Clock Specifications on page 20 spec for single-ended AC-coupled f_{IN} < 250 MHz.

5. The device is compliant with JEDEC J-STD-020.

6. Typical Application Schematic









7. Detailed Block Diagrams



Figure 7.1. Si5341 Block Diagram



Figure 7.2. Si5340 Detailed Block Diagram
8. Typical Operating Characteristics



Figure 8.1. Integer Mode--48 MHz Crystal, 625 MHz Output (2.5 V LVDS)



Figure 8.2. Integer Mode--48 MHz Crystal, 156.25 MHz Output (2.5 V LVDS)



Figure 8.3. Fractional Mode--48 MHz Crystal, 155.52 MHz Output (2.5 V LVDS)

9. Pin Descriptions



Table 9.1.	Pin Descriptions
------------	------------------

Pin Name	Pin N	umber	Pin Type ¹	Function							
	Si5341	Si5340									
Inputs											
XA	8	5	I	Crystal and External Clock Input. These pins are used to con-							
ХВ	9	6	I	nect an external crystal or an external clock. See 3.3.1 XA/XB Clock and Crystal Input and Figure 3.2 XAXB External Crystal and Clock Connections on page 5 for connection information. If IN_SEL[1:0] = 11b, then the XAXB input is selected. If the XAXB input is not used and powered down, then both inputs can be left unconnected. ClockBuilder Pro will power down an input that is set as "Unused".							
X1	7	4	I	XTAL Shield. Connect these pins directly to the XTAL ground							
X2	10	7	I	 pins. X1, X2, and the XTAL ground pins must not be connected to the PCB ground plane. DO NOT GROUND THE CRYSTAL GROUND PINS. Refer to the Si5341/40 Family Reference Manual for layout guidelines. These pins should be left disconnected when connecting XA/XB pins to an external reference clock. 							
IN0	63	43	I	Clock Inputs. These pins accept both differential and single-							
IN0b	64	44	I	ended clock signals. Refer 3.3.2 Input Clocks (IN0, IN1, IN2) for input termination options. These pins are high-impedance and							
IN1	1	1	I	must be terminated externally. If both the INx and INx (with over- strike) inputs are un-used and powered down, then both inputs							
IN1b	2	2	I	can be left floating. ClockBuilder Pro will power down an input that							
IN2	14	10	I	— is set as "Unused".							
IN2b	15	11	I								
FB_IN	61	41	I	External Feedback Input. These pins are used as the external							
FB_INb	62	42	I	feedback input (FB_IN/FB_INb) for the optional zero delay mode. See 3.5.12 Zero Delay Mode for details on the optional zero delay mode. If FB_IN and FB_IN (with overstrike) are un-used and pow- ered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".							

Pin Name	Pin N	umber	Pin Type ¹	Function
	Si5341	Si5340		
Outputs				
OUT0	24	20	0	Output Clocks. These output clocks support a programmable
OUT0b	23	19	0	signal amplitude when configured as a differential output. Desired output signal format is configurable using register control. Termi-
OUT1	28	25	0	ation recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.4 LVCMOS Output Terminations. Unused
OUT1b	27	24	0	outputs should be left unconnected.
OUT2	31	31	0	
OUT2b	30	30	0	
OUT3	35	36	0	
OUT3b	34	35	0	
OUT4	38	_	0	
OUT4b	37	_	0	
OUT5	42	_	0	
OUT5b	41		0	
OUT6	45		0	
OUT6b	44		0	-
OUT7	51		0	
OUT7b	50	_	0	
OUT8	54		0	-
OUT8b	53		0	
OUT9	59		0	
OUT9b	58		0	
Serial Interface				
I2C_SEL	39	38	I	I²C Select. ² This pin selects the serial interface mode as I ² C (I2C_SEL = 1) or SPI (I2C_SEL = 0). This pin is internally pulled up by a ~ 20 kΩ resistor to the voltage selected by the IO_VDD_SEL register bit.
SDA/SDIO	18	13	I/O	Serial Data Interface. ² This is the bidirectional data pin (SDA) for the I ² C mode, or the bidirectional data pin (SDIO) in the 3-wire SPI mode, or the input data pin (SDI) in 4-wire SPI mode. When in I ² C mode, this pin must be pulled-up using an external resistor of at least 1 k Ω . No pull-up resistor is needed when in SPI mode.
A1/SDO	17	15	I/O	Address Select 1/Serial Data Output. ² In I ² C mode, this pin functions as the A1 address input pin and does not have an internal pull up or pull down resistor. In 4-wire SPI mode this is the serial data output (SDO) pin (SDO) pin and drives high to the voltage selected by the IO_VDD_SEL pin.
SCLK	16	14	I	Serial Clock Input. ² This pin functions as the serial clock input for both I ² C and SPI modes. This pin is internally pulled up by a ~20 k Ω resistor to the voltage selected by the IO_VDD_SEL register bit. In I ² C mode this pin should have an external pull up of at least 1 k Ω . No pull-up resistor is needed when in SPI mode.

Pin Name	Pin N	umber	Pin Type ¹	Function								
	Si5341	Si5340										
A0/CSb	19	16	I	Address Select 0/Chip Select. ² This pin functions as the hard- ware controlled address A0 in I ² C mode. In SPI mode, this pin functions as the chip select input (active low). This pin is internally pulled up by a ~20 k Ω resistor to the voltage selected by the IO_VDD_SEL register bit.								
Control/Status												
INTRb	12	33	0	Interrupt. ² This pin is asserted low when a change in device status has occurred. This interrupt has a push pull output and should be left unconnected when not in use.								
RSTb	6	17	I	Device Reset. ² Active low input that performs power-on reset (POR) of the device. Resets all internal logic to a known state and forces the device registers to their default values. Clock outputs are disabled during reset. This pin is internally pulled up with a ~20 k Ω resistor to the voltage selected by the IO_VDD_SEL bit.								
OEb	11	12	I	Output Enable. ² This pin disables all outputs when held high. This pin is internally pulled low and can be left unconnected when not in use.								
LOLb	47	_	0	Loss Of Lock. ² This output pin indicates when the DSPLL [™] is locked (high) or out-of-lock (low). An external pull up or pull down is not needed.								
	_	27	0	Loss Of Lock. ³ This output pin indicates when the DSPLL is locked (high) or out-of-lock (low). An external pull up or pull down is not needed.								
LOS_XAXBb	—	28	0	Loss Of Signal. ³ This output pin indicates a loss of signal at the XA/XB pins.								
SYNCb	5	_	I	Output Clock Synchronization. ² An active low signal on this pin resets the output dividers for the purpose of re-aligning the output clocks. For a tighter alignment of the clocks, a soft reset should be applied. This pin is internally pulled up with a ~20 k Ω resistor to the voltage selected by the IO_VDD_SEL bit and can be left unconnected when not in use.								
FDEC	25	_	1	Frequency Decrement Pin. ² This pin is used to step-down the output frequency of a selected output. The affected output driver and its frequency change step size is register configurable. This pin is internally pulled low with a ~20 k Ω resistor and can be left unconnected when not in use.								
FINC	48	_	1	Frequency Increment Pin. ² This pin is used to step-up the output frequency of a selected output. The affected output and its frequency change step size is register configurable. This pin is internally pulled low with a ~20 k Ω resistor and can be left unconnected when not in use.								
IN_SEL0	3	3	I	Input Reference Select. ² The IN_SEL[1:0] pins are used in the								
IN_SEL1	4	37	I	manual pin controlled mode to select the active clock input. These pins are internally pulled up with a $\sim 20 \text{ k}\Omega$ resistor to the voltage selected by the IO_VDD_SEL bit and can be left unconnected when not in use.								
RSVD	20	_	_	Reserved. These pins are connected to the die. Leave discon-								
	21	_	_	nected.								
	55	_	_									
	56	-	—									

Pin Name			he Pin Number		Pin Type ¹	Function				
-	Si5341	Si5340								
NC	_	22	-	No Connect. These pins are not connected to the die. Leave disconnected.						
Power										
VDD	32	21	Р	Core Supply Voltage. The device core operates from a 1.8 V						
-	46	32	-	supply. A 1.0 µf bypass capacitor is recommended.						
-	60	39	-							
-	_	40								
VDDA	13	8	Р	Core Supply Voltage 3.3 V. This core supply pin requires a 3.3						
-	_	— 9 P		power source. A 1.0 μf bypass capacitor is recommended.						
VDDS	_	26	Р	Status Output Voltage. The voltage on this pin determines the V_{OL}/V_{OH} on LOLb and LOS_XAXBb status output pins. A 0.1 µf t 1.0 µf bypass capacitor is recommended.						
VDDO0	22	18	Р	Output Clock Supply Voltage 0–9. Supply voltage (3.3 V, 2.5 V						
VDDO1	26	23	Р	1.8 V) for OUTx, OUTx outputs. See the Si5341/40 Family Reference Manual for power supply filtering recommendations. Leave						
VDDO2	29	29	Р	VDDO pins of unused output drivers unconnected. An alternate option is to connect the VDDO pin to a power supply and disable						
VDDO3	33	34	Р	the output driver to minimize current consumption.						
VDDO4	36		Р							
VDDO5	40	_	Р							
VDDO6	43		Р	7						
VDDO7	49	- 26 P 22 18 P 26 23 P 26 23 P 29 29 P 33 34 P 36 $$ P 40 $$ P 43 $$ P 49 $$ P 52 $$ P								
VDDO8	52		Р							
VDDO9	57		Р	1						
GND PAD			Р	Ground Pad This pad provides electrical and thermal connection to ground and must be connected for proper operation. Use as many vias as practical and keep the via length to an internal ground plan as short as possible.						

Note:

1. I = Input, O = Output, P = Power.

2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.

3. The voltage on the VDDS pin(s) determines 3.3 V or 1.8 V operation.

4. Refer to the Family Reference Manual for more information on register setting names.

5. All status pins except I2C and SPI are push-pull.

10. Package Outlines

10.1 Si5341 9x9 mm 64-QFN Package Diagram

The figure below illustrates the package details for the Si5341. The table below lists the values for the dimensions shown in the illustration.



Figure 10.1. 64-Pin Quad Flat No-Lead (QFN)

Dimension	Min	Nom	Мах							
A	0.80	0.85	0.90							
A1	0.00	0.02	0.05							
b	0.18	0.25	0.30							
D		9.00 BSC								
D2	5.10	5.20	5.30							
e		0.50 BSC								
E		9.00 BSC								
E2	5.10	5.20	5.30							
L	0.30	0.40	0.50							
ааа	_	_	0.15							
bbb	_	_	0.10							
CCC	_	_	0.08							
ddd	_	_	0.10							
eee	—	—	0.05							

Table 10.1. Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

10.2 Si5340 7x7 mm 44-QFN Package Diagram

The figure below illustrates the package details for the Si5340. The table below lists the values for the dimensions shown in the illustration.



Figure 10.2. 44-Pin Quad Flat No-Lead (QFN)

Dimension	Min	Nom	Мах								
A	0.80	0.85	0.90								
A1	0.00	0.02	0.05								
b	0.18	0.25	0.30								
D		7.00 BSC									
D2	5.10	5.20	5.30								
e		0.50 BSC									
E		7.00 BSC									
E2	5.10	5.20	5.30								
L	0.30	0.40	0.50								
ааа	_	—	0.15								
bbb	_	_	0.10								
ССС	_	—	0.08								
ddd	_	_	0.10								

Table 10.2. Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

11. PCB Land Pattern

The figure below illustrates the PCB land pattern details for the devices. The table below lists the values for the dimensions shown in the illustration.





Table 11.1. PCB Land Pattern Dimensions

Dimension	Si5341 (Max)	Si5340 (Max)
C1	8.90	6.90
C2	8.90	6.90
E	0.50	0.50
X1	0.30	0.30
Y1	0.85	0.85
X2	5.30	5.30
Y2	5.30	5.30

Notes:

General

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition is calculated based on a fabrication Allowance of 0.05 mm.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

Stencil Design

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 4. A 3×3 array of 1.25 mm square openings on 1.80 mm pitch should be used for the center ground pad.

Card Assembly

1. A No-Clean, Type-3 solder paste is recommended.

2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





Table 12.1. Si5341-40 Top Marking Explanation

Line	Characters	Description
1	Si5341g- Si5340g-	Base part number and Device Grade for Low Jitter, Any-Frequency, 10-output Clock Generator.
	313340g-	Si5341: 10-output, 64-QFN
		Si5340: 4-output, 44-QFN
		g = Device Grade (A, B, C, D). See " " on page 26 for more information.
		– = Dash character.
2	Rxxxxx-GM	R = Product revision. (See ordering guide for current revision).
		xxxxx = Customer specific NVM sequence number. Optional NVM code assigned for custom, factory pre-programmed devices.
		Characters are not included for standard, factory default configured devices. See Or- dering Guide for more information.
		–GM = Package (QFN) and temperature range (–40 to +85 °C)
3	YYWWTTTTTT	YYWW = Characters correspond to the year (YY) and work week (WW) of package assembly.
		TTTTTT = Manufacturing trace code.
4	Circle w/ 1.6 mm (64-QFN) or 1.4 mm (44-QFN) diameter	Pin 1 indicator; left-justified
	e4	Pb-free symbol; Center-Justified
	TW	TW = Taiwan; Country of Origin (ISO Abbreviation)

13. Device Errata

Please log in or register at www.silabs.com to access the device errata document.

14. Document Change List

14.1 Revision 1.0

July 15, 2016

· Initial release.

Table of Contents

1.	Features List	1
2.	Ordering Guide	2
3.	Functional Description.	4
	3.1 Power-up and Initialization	4
	3.2 Frequency Configuration	4
	3.3 Inputs	4
	3.3.1 XA/XB Clock and Crystal Input	
	3.3.2 Input Clocks (IN0, IN1, IN2)	
	3.3.3 Input Selection (IN0, IN1, IN2, XA/XB)	
	3.4 Fault Monitoring	
	3.4.1 Status Indicators	
	3.5 Outputs	
	3.5.1 Output Signal Format.	
	3.5.2 Differential Output Terminations	
	3.5.3 Programmable Common Mode Voltage for Differential Outputs.	
	3.5.4 LVCMOS Output Terminations	
	3.5.5 LVCMOS Output Impedance and Drive Strength Selection	
	3.5.7 LVCMOS Output Signal Swing	
	3.5.8 Output Enable/Disable	
	3.5.9 Output Driver State When Disabled	
	3.5.10 Synchronous/Asynchronous Output Disable Feature	
	3.5.11 Output Delay Control (t ₀ -t ₄)	
	3.5.12 Zero Delay Mode	
	3.5.13 Sync Pin (Synchronizing R Dividers)	
	3.5.15 Digitally Controlled Oscillator (DCO) Modes.	
	3.5.15.1 DCO with Frequency Increment/Decrement Pins/Bits	2
	3.5.15.2 DCO with Direct Register Writes	2
	3.6 Power Management	
	3.7 In-Circuit Programming.	
	3.8 Serial Interface	2
	3.9 Custom Factory Preprogrammed Devices	2
	3.10 Enabling Features and/or Configuration Settings Not Available in ClockBuilder Pro for Factory Pre Programmed Devices	
4.	Register Map	5
	4.1 Addressing Scheme.	5
	4.2 High-Level Register Map	6
5.	Electrical Specifications	8
	Typical Application Schematic	3

7.	Detailed Block Diag	rams			•	•	•					•							34
8.	Typical Operating C	harac	teris	stics	S														36
9.	Pin Descriptions .																		38
10	Package Outlines																		43
	10.1 Si5341 9x9 mm	64-QF	FN P	acka	age	e D	iag	rar	n										.43
	10.2 Si5340 7x7 mm	44-QF	FN P	acka	age	e D	iag	rar	n										.44
11.	PCB Land Pattern																		45
12	Top Marking																		47
13	Device Errata																		48
14	Document Change	List																	49
	14.1 Revision 1.0 .																		.49



Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com