

STD100N10LF7AG

Automotive-grade N-channel 100 V, 5 mΩ typ., 80 A STripFET™ F7 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STD100N10LF7AG	100 V	9 mΩ	80 A

- Designed for automotive applications and AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STD100N10LF7AG	100N10LF7	DPAK	Tape and reel

Contents STD100N10LF7AG

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A2 package mechanical data	10
	4.2	DPAK (TO-252) packing information	13
5	Revisio	n history	15

STD100N10LF7AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	100	V
V_{GS}	Gate-source voltage	±20	V
Ip ⁽¹⁾	Drain current (continuous) at T _{case} = 25 °C	80	^
ID ^(*)	Drain current (continuous) at T _{case} = 100 °C	59	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	320	Α
Ртот	Total dissipation at T _{case} = 25 °C	125	W
Eas ⁽³⁾	Single pulse avalanche energy	200	mJ
T _{stg}	Storage temperature range	FF to 17F	°C
Tj	Operating junction temperature range	-55 to 175	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.2	
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	50	°C/W

Notes:

 $^{^{(1)}}$ Drain current is limited by package, the current capability of the silicon is 84 A at 25 °C.

 $[\]ensuremath{^{(2)}}\mbox{Pulse}$ width is limited by safe operating area.

 $^{^{(3)}}T_j \le 25~^{\circ}C,~I_D=40~A,~V_{DD}=60~V$

⁽¹⁾ When mounted on a 1-inch² FR-4 board, 2oz Cu.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified).

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	100			V
		V _{GS} = 0 V, V _{DS} = 100 V			1	
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}$ $T_{j}= 125 \text{ °C} \text{ (1)}$			10	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1		2.5	V
D	Static drain course on registance	$V_{GS} = 10 \text{ V}, I_D = 40 \text{ A}$		5	9	m0
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 4.5 V, I _D = 40 A		7	11	mΩ

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	4000	ı	
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	1500	•	pF
C_{rss}	Reverse transfer capacitance	V65 - V	-	135	ı	
Qg	Total gate charge	$V_{DD} = 50 \text{ V}, I_D = 80 \text{ A},$	-	73	-	
Qgs	Gate-source charge	V _{GS} = 10 V (see <i>Figure 14: "Test</i>	-	14	-	nC
Q _{gd}	Gate-drain charge	circuit for gate charge behavior")	-	20	-	iio

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_{D} = 40 \text{ A}$	-	20	ı	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see <i>Figure 13: "Test</i>	-	10	-	
t _{d(off)}	Turn-off delay time	circuit for resistive load	-	60	-	ns
t _f	Fall time	switching times")	-	16	-	

 $[\]ensuremath{^{(1)}}\mbox{Defined}$ by design, not subject to production test.

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Source-drain current		ı		80	Α
I _{SDM} ⁽²⁾	Source-drain current (pulsed)		-		320	Α
V _{SD} ⁽³⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 80 A	ı		1.2	V
t _{rr}	Reverse recovery time	$I_{SD} = 80 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	ı	62		ns
Qrr	Reverse recovery charge	V _{DD} = 80 V (see Figure 15: "Test circuit for	ı	90		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	3		Α

Notes:

 $^{^{(1)}\}mbox{D}\mbox{rain current}$ is limited by package, the current capability of the silicon is 84 A at 25 °C.

 $[\]ensuremath{^{(2)}}\mbox{Pulse}$ width limited by safe operating area.

 $^{^{(3)}}$ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%.

2.2 Electrical characteristics (curves)

Figure 2: Safe operating area GIPG010620160927SOA $\begin{array}{c|c} I_D \\ \hline (A) & \text{Operation in this area is} \\ \hline \text{limited by} & R_{\text{DS(on)}} \\ \end{array}$ 10² t_թ=10 μs t =100 µs 10 T_i≤175 °C 10⁰ T_c= 25°C single pulse t =1 ms 10⁻¹ t₀=10 ms 10⁻¹ 10° 10¹ 10² $V_{DS}(V)$

Figure 3: Thermal impedance $K = \frac{10^{-1}}{\delta = 0.5}$ $\frac{\delta = 0.5}{\delta = 0.02}$ $\frac{\delta = 0.02}{\delta = 0.02}$ $\frac{\delta = 0.02}{\delta = 0.02}$ $\frac{\delta = 0.02}{\delta = 0.05}$ $\frac{\delta = 0.7}{\delta = 0.01}$ $\frac{\int_{-\frac{1}{2}}^{-1} \int_{-\frac{1}{2}}^{-1} \int_{-\frac{1}{2}}^{-1$

Figure 4: Output characteristics

(A)

V_{GS} = 6, 7, 8, 9, 10 V

200


150


V_{GS} = 5 V


V_{GS} = 4 V

0

1 2 3 4 V_{DS} (V)







STD100N10LF7AG Electrical characteristics

Figure 10: Normalized on-resistance vs temperature

R_{DS(on)} GIPG010620160922RON
(norm.)

2.4 V_{GS} = 10 V
I_D = 40 A

2.0

1.6


1.2


0.8

0.4

0.0

-75 -25 25 75 125 175 T_j (°C)





Test circuits STD100N10LF7AG

3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.


12 V 47 KΩ VGD


14 VGD


15 VGD

16 CONST 100 Ω D.U.T.

16 AM01469v1







577

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 DPAK (TO-252) type A2 package mechanical data

Figure 19: DPAK (TO-252) type A2 package outline





Table 8: DPAK (TO-252) type A2 mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
Е	6.40		6.60
E1	5.10	5.20	5.30
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

Package information STD100N10LF7AG






STD100N10LF7AG Package information

4.2 DPAK (TO-252) packing information

Figure 21: DPAK (TO-252) tape outline



40mm min. access hole at slot location С Ν Α G measured Tape slot at hub in core for Full radius tape start 2.5mm min.width

Figure 22: DPAK (TO-252) reel outline

Table 9: DPAK (TO-252) tape and reel mechanical data

AM06038v1

	Таре			Reel	
Dim.	n	nm	Dim.	n	nm
Dim.	Min.	Max.	Dilli.	Min.	Max.
A0	6.8	7	Α		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Bas	se qty.	2500
P1	7.9	8.1	Bu	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

STD100N10LF7AG Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
06-Jun-2016	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

