# NXP Semiconductors

Data Sheet: Technical Data

Document Number: MPC5604E Rev. 6, 11/2019

# MPC5604E Microcontroller Data Sheet

- Single issue, 32-bit CPU core complex (e200z0h)
  - Compliant with Power Architecture<sup>®</sup> embedded category
  - Variable Length Encoding (VLE) only
- Memory
  - 512 KB on-chip Code Flash with ECC and erase/program controller
  - additional 64 (4  $\times$  16) KB on-chip Data Flash with ECC for EEPROM emulation
  - 96 KB on-chip SRAM with ECC
- Fail-safe protection
  - Programmable watchdog timer
  - Non-maskable interrupt
  - Fault collection unit
- Nexus 2+ interface
- Interrupts and events
  - 16-channel eDMA controller
  - 16 priority level controller
  - Up to 32 external interrupts for 100-pin LQFP<sup>1</sup>
  - Upto 22 external interrupts for 64-pin LQFP
  - PIT implements four 32-bit timers
  - 120 interrupts are routed via INTC
- General purpose I/Os
  - Individually programmable as input, output or special function
  - 39 on LQFP64
  - 71 on LQFP100<sup>1</sup>
- 1 general purpose eTimer unit
  - 6 timers each with up/down capabilities
  - 16-bit resolution, cascadeable counters

1. The 100-pin package is not a production package. It is used for software development only.

# **MPC5604E**



100 LQFP 14 mm x 14 mm

Quadrature decode with rotation direction flag

10 mm x 10 mm

64 LQFP

- Double buffer input capture and output compare
- Communications interfaces
- 2 LINFlex channels (1 × Master/Slave, 1 × Master Only)
- 3 DSPI controllers with automatic chip select generation (up to 2/2/4 chip selects)
- 1 FlexCAN interface (2.0B Active) with 32 message buffers
- One 10-bit analog-to-digital converter (ADC)
  - 7 input channels
    - 4 channels routed to the pins
    - 3 internal connections: 1x temperature sensor, 1x core voltage, 1x IO voltage
  - Conversion time < 1 μ s including sampling time at full precision
  - 4 analog watchdogs with interrupt capability
- On-chip CAN/UART bootstrap loader with Boot Assist Module (BAM)
- On-chip TSENS
- 100 MBit Fast Ethernet Controller (FEC)
  - Supports precision timestamps
  - MII on 100-pin LQFP package<sup>1</sup>
  - MII-lite on 64-pin LQFP package
- JPEG/MJPEG 8/12bit Encoder
- 6 x stereo channels audio interface
- $2 \times I^2 C$  controller module
- CRC module

NXP reserves the right to change or discontinue this product without notice.



# **Table of Contents**

1	Over	view
	1.1	Device summary
	1.2	Block diagram
2	Packa	age pinouts and signal descriptions6
	2.1	Package pinouts
	2.2	Signal descriptions
		2.2.1 Power supply and reference voltage pins8
		2.2.2 System pins
		2.2.3 Pin muxing
3	Elect	rical characteristics
	3.1	Introduction
	3.2	Parameter classification
	3.3	Absolute maximum ratings
	3.4	Recommended operating conditions
	3.5	Thermal characteristics
		3.5.1 General notes for specifications at maximum
		junction temperature
	3.6	Electromagnetic Interference (EMI) characteristics26
	3.7	Electrostatic Discharge (ESD) characteristics
	3.8	Power management electrical characteristics
		3.8.1 Power Management Overview
		3.8.2 Voltage regulator electrical characteristics 30
		3.8.3 Voltage monitor electrical characteristics 31
	3.9	Power Up/Down reset sequencing
	3.10	DC electrical characteristics
	3.11	Main oscillator electrical characteristics
	3.12	FMPLL electrical characteristics
	3.13	16 MHz RC oscillator electrical characteristics

	3.14	Analog-to-Digital Converter (ADC) electrical characteristics 37
		3.14.1 Input impedance and ADC accuracy 37
		3.14.2 ADC conversion characteristics
	3.15	Temperature sensor electrical characteristics 42
	3.16	
	3.17	NMI filter functional specification
	3.18	AC specifications
		3.18.1 Pad AC specifications
	3.19	AC timing characteristics
		3.19.1 Generic timing diagrams 47
		3.19.2 RESET pin characteristics
		3.19.3 Nexus and JTAG timing 50
		3.19.4 GPIO timing
		3.19.5 External interrupt timing (IRQ pin) 53
		3.19.6 FlexCAN timing 53
		3.19.7 LINFlex timing 53
		3.19.8 DSPI timing
		3.19.9 Video interface timing
		3.19.10Fast ethernet interface
		3.19.11I <sup>2</sup> C timing
		3.19.12SAI timing
4		age mechanical data 66
	4.1	100 LQFP mechanical outline drawing
	4.2	64 LQFP mechanical outline drawing 70
5		ring information
6	Docu	ment revision history

# 1 Overview

This document provides electrical specifications, pin assignments, and package diagrams for the MPC5604E series of microcontroller units (MCUs).

MPC5604E microcontrollers are members of a new family of next generation microcontrollers built on the Power Architecture. This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the devices.

The MPC5604E microcontroller is a gateway system designed to move data from different sources via Ethernet to a receiving system and vice versa. The supported data sources and sinks are:

- Video data (with 8/10/12 bits per data word)
- Audio data (6× stereo channels)
- RADAR data ( $2 \times 12$  bit with  $<1\mu$ s per sample, digitized externally and read in via SPI)
- Other serial communication interfaces including CAN, LIN, and SPI

The Ethernet module has a bandwidth of 10/100 Mbits/sec and supports precision time stamps (IEEE1588). Unshielded twisted pair cables are used to transfer data (via Ethernet) in the car, resulting in a significant reduction of wiring costs by providing inexpensive high bandwidth data links.

## 1.1 Device summary

The following table summarizes the MPC5604E device.

#### NOTE

The 100-pin package is not a production package. It is used for software development only.

<b>F</b> eedure	MPC56	604E
Feature	100-pin LQFP <sup>1</sup>	64-pin LQFP
CPU	e200z0h, 64 MHz, V	VLE only, no SPE
Flash with ECC	CFlash: 512 KB (LC) DFlash:	64 KB (LC, area optimized)
RAM with ECC	96 K	(B
DMA	16 char	nnels
PIT	yes	3
SWT	yes	5
FCU	yes	3
Ethernet	100 Mbits MII	100 Mbits MII-Lite
Video Encoder	8bpp/1	2bpp
Audio Interface	6x Stereo (4x synchronous + 2x	(synchronous/asynchronous)
ADC (10-bit)	$1 \times 4$ channels + V <sub>DD_10</sub>	<sub>O</sub> + V <sub>DDCore</sub> + TSens
Timer I/O (eTimer)	1×6 cha	annels
SCI (LINFlex)	2×	<
SPI (DSPI)	DSPI_0: 2 cł DSPI_1: 2 cł DSPI_2: 4 cł	hip selects

#### Table 1. Device summary

#### Overview

Fratim	МРС	5604E			
Feature	100-pin LQFP <sup>1</sup>	64-pin LQFP			
CAN (FlexCAN)		IX			
IIC	2	2×			
Supply	<ul> <li>3.3 V IO</li> <li>1.2V Core with dedicated ballast source pin</li> <li>internal ballast or</li> <li>external supply (using power on reset pir</li> </ul>				
Phase Lock Loop (PLL)	1× F	MPLL			
Internal RC Oscillator	16	MHz			
External crystal Oscillator	4 MHz ·	- 40 MHz			
CRC	У	res			
Debug	JTAG, Nexus2+	JTAG			
Ambient Temperature	–40 to 125 °C				

### Table 1. Device summary (continued)

<sup>1</sup> The 100-pin package is not a production package. It is used for software development only.

# 1.2 Block diagram

Figure 1 shows a top-level block diagram of the MPC5604E MCU.

#### Overview



Figure 1. MPC5604E block diagram

MPC5604E Microcontroller Data Sheet, Rev. 6

# 2 Package pinouts and signal descriptions

# 2.1 Package pinouts

The LQFP pinouts are shown in the following figures.



#### Figure 2. 64-pin LQFP pinout (top view)



#### Figure 3. 100-pin LQFP pinout (top view)<sup>1</sup>

<sup>1.</sup> The 100-pin package is not a production package. It is used for software development only.

# 2.2 Signal descriptions

The following sections provide signal descriptions and related information about the functionality and configuration of the MPC5604E devices.

## 2.2.1 Power supply and reference voltage pins

Table 2 lists the power supply and reference voltage for the MPC5604E devices.

	Sup	ply	Р	in
Port Pin	Multi-bonded Power Supplies/Ground	Description	64-pin	100-pin <sup>1</sup>
VREG	control and power supply	pins. Pins available on 64-pin and 100-pin pa	ackage.	•
	V <sub>DD_HV_S_BALLAST0</sub>	Ballast Source/Supply Voltage	23	34
DD_HV_S_BALLAST	Port Pin         Supplies/Ground         Description           VREG control and power supply pins. Pins available on 64-pin and 100-pin properties and the properties of the propertites of the properties of the properties of the prope	20	01	
ADC0	reference and supply volt	tage. Pins available on 64-pin and 100-pin pa	ckage.	
Veeling	V <sub>DD_HV_ADC0</sub>		21	30
VD_HV_ADC	V <sub>DD_HV_ADC0</sub>			30
V	V <sub>SS_HV_ADC0</sub>		22	31
VSS_HV_ADC	V <sub>SS_HV_ADC0</sub>			51
Р	ower supply pins (3.3 V).	Pins available on 64-pin and 100-pin packag	e.	•
	V <sub>DD_HV_IO0_0</sub>	Input/output ground voltage	11	18
	V <sub>DD_HV_OSC0</sub>	Crystal oscillator amplifier supply voltage		10
	V <sub>DD_HV_IO0_2</sub>	3.3 V Input/Output Supply Voltage (supply)	38	61
$V_{DD_HV}$	V <sub>DD_HV_FLA1</sub>	Code and data flash supply voltage	00	01
	V <sub>DD_HV_IO0_3</sub>	3.3 V Input/Output Supply Voltage (supply)	55	87
	V <sub>DD_HV_FLA0</sub>	Code and data flash supply voltage	00	07
	V <sub>DD_HV</sub>	HV Supply	-	36
	V <sub>SS_HV_IO0_0</sub>	Input/output ground voltage	12	19
	V <sub>SS_HV_OSC0</sub>	Crystal oscillator amplifier ground	12	10
	V <sub>SS_HV_IO0_2</sub>	Input/output ground voltage	37	60
$V_{SS_{HV}}$	V <sub>ss_HV_FLA1</sub>	Code and data flash supply ground	07	00
	V <sub>ss_IO0_4</sub>	Input/output ground voltage	56	35
	V <sub>ss_HV_FLA0</sub>	Code and data flash supply voltage	50	88
	V <sub>SS_HV</sub>	HV Ground	47	74

	Sup	ply	P	in
Port Pin	Multi-bonded Power Supplies/Ground	Description	64-pin	100-pin <sup>1</sup>
F	Power supply pins (1.2 V).	Pins available on 64-pin and 100-pin packag	je.	•
	V <sub>DD_LV_COR0_3</sub>	1.2 V supply pins for core logic and code Flash. Decoupling capacitor must be connected between these pins and the nearest $V_{SS\_LV\_COR0\_3}$ pin.	7	12
	V <sub>DD_LV_PLL0</sub>	1.2 V PLL supply voltage		
V <sub>DD_LV</sub>	V <sub>DD_LV_COR0_2</sub>	1.2 V supply pins for core logic and code Flash. Decoupling capacitor must be connected between these pins and the nearest $V_{SS\_LV\_COR0\_2}$ pin.	58	92
	V <sub>DD_LV_FLA0</sub>	Code and data flash supply voltage	-	
	V <sub>DD_LV_COR0_1</sub>	1.2 V supply pins for core logic and code Flash. Decoupling capacitor must be connected between these pins and the nearest $V_{SS\_LV\_COR0\_1}$ pin.	35	58
	V <sub>DD_LV_FLA1</sub>	Code and data flash supply voltage	-	
	V <sub>DD_LV</sub>	Core supply	-	33
	V <sub>SS_LV_COR0_3</sub>	1.2 V supply pins for core logic and code Flash. Decoupling capacitor must be connected betwee.n these pins and the nearest $V_{DD_LV\_COR0\_3}$ pin.	6	11
	V <sub>SS_LV_PLL0</sub>	PLL supply ground		
V <sub>SS_LV</sub>	V <sub>SS_LV_COR0_2</sub>	1.2 V supply pins for core logic and code Flash. Decoupling capacitor must be connected betwee.n these pins and the nearest $V_{DD_LV\_COR0\_2}$ pin.	59	93
	V <sub>SS_LV_FLA0</sub>	Code and data flash supply ground		
	V <sub>SS_LV_COR0_1</sub>	1.2 V supply pins for core logic and data Flash. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV\_COR0\_1}$ pin.	36	59
	V <sub>SS_LV_FLA1</sub>	Code and data flash supply ground		
	V <sub>SS_LV</sub>	Core ground	-	32

 Table 2. Supply pins (continued)

<sup>1</sup> The 100-pin package is not a production package. It is used for software development only.

# 2.2.2 System pins

Table 3 and Table 4 contain information on pin functions for the MPC5604E devices. The pins listed in Table 3 are single-function pins. The pins shown in Table 4 are multi-function pins, programmable via their respective Pad Configuration Register (PCR) values.

r		1	1			
Symbol	Description	Direction	Pad s	peed <sup>1</sup>	Pin	
Symbol	Description	Direction	SRC = 0	SRC = 1	64-pin	100-pin <sup>2</sup>
-	Ded	icated pins	•			1
NMI	Non-maskable Interrupt	Input only	Slow		1	1
XTAL	Oscillator amplifier output	Output only	—		13	20
EXTAL	Input for oscillator amplifier circuit and internal clock generator	Input only	_	—	14	21
TDI <sup>3</sup>	JTAG test data input	Input only	Slow	Medium	40	63
TMS <sup>3</sup>	JTAG state machine control	Input only	Slow	Medium	41	64
TCK <sup>3</sup>	JTAG clock	Input only	Slow	_	42	65
TDO <sup>3</sup>	JTAG test data output	Output only	Slow	Medium	43	66
	R	eset pin				
RESET	Bidirectional reset with Schmitt trigger characteristics and noise filter	Bidirectional	Medium	—	15	22
POR_B	Power-on reset	Input only	—	—	31	45

Table 3. System pins

<sup>1</sup> SRC values refer to the value assigned to the Slew Rate Control bits of the pad configuration register.

<sup>2</sup> The 100-pin package is not a production package. It is used for software development only.

<sup>3</sup> Additional board pull resistors are recommended when JTAG pins are not being used on the board or application.

## 2.2.3 Pin muxing

Table 4 defines the pin list and muxing for the MPC5604E devices.

Each row of Table 4 shows all the possible ways of configuring each pin, via "alternate functions". The default function assigned to each pin after reset is the ALTO function. Pins marked as external interrupt capable can also be used to resume from STOP and HALT mode.

MPC5604E devices provide four main I/O pad types depending of the associated functions:

- Slow pads are the most common, providing a compromise between transition time and low electromagnetic emission.
- *Medium pads* provide fast enough transition for serial communication channels with controlled current to reduce electromagnetic emission.
- Fast pads provide maximum speed. They are used for improved Nexus debugging capability.

Medium and Fast pads can be used in slow configuration to reduce the electromagnetic emissions, at the cost of reducing AC performance.

Port pin	PCR	Alternate			Pad s	speed <sup>5</sup>	Pin <sup>6</sup>		
pin	register	function <sup>1,2,8</sup>		64-pin	100-pin <sup>7</sup>				
			<b>I</b>	Port A (16	i-bit)		1	1	1
A[0]	PCR[0]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[0] D[0] — D[11] SIN EIRQ[0]	SIUL SAI0 — VID DSPI 1 SIUL	/O  /O      	Slow	Medium	2	2
A[1]	PCR[1]	ALT0 ALT1 ALT2 ALT3 —	GPIO[1] D[1] SOUT — D[10] EIRQ[1]	SIUL SAI0 DSPI1 — VID SIUL	I/O I/O O I I	Slow	Medium	3	4
A[2]	PCR[2]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[2] D[2] SCK D[0] D[9] ETC[5] EIRQ[2]	SIUL SAI0 DSPI1 SAI1 VID ETIMER0 SIUL	I/O I/O I/O I/O I I I	Slow	Medium	4	6
A[3]	PCR[3]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[3] D[3] — D[0] D[8] SIN EIRQ[3]	SIUL SAI0 — SAI2 VID DSPI2 SIUL	I/O I/O — I/O I I I	Slow	Medium	5	8
A[4]	PCR[4]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[4] SYNC SOUT — D[7] ETC[3] EIRQ[4]	SIUL SAI0 DSPI2 — VID ETIMER0 SIUL	I/O I/O O 	Slow	Medium	8	15
A[5]	PCR[5]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[5] SYNC SCK D[0] CLK ETC[4] EIRQ[5]	SIUL SAI1 DSPI2 SAI1 VID ETIMER0 SIUL	I/O I/O I/O I/O I I I I	Medium	Fast	9	16

### Table 4. Pin muxing

Port	PCR	Alternate	E	Deviate and 3	I/O	Pad s	speed <sup>5</sup>	Pin <sup>6</sup>	
pin	register	function <sup>1,2,8</sup>	Functions	Peripheral <sup>3</sup>	direction <sup>4</sup>	SRC = 0	SRC = 1	P 64-pin 10 16 24	100-pin <sup>7</sup>
A[6]	PCR[6]	ALT0 ALT1 ALT2 ALT3 	GPIO[6] SYNC CS0  VSYNC D[0] ETC[1] EIRQ[6]	SIUL SAI2 DSPI2 — VID VID ETIMER0 SIUL	I/O I/O I/O I I I I I	Slow	Medium	10	17
A[7]	PCR[7]	ALT0 ALT1 ALT2 ALT3 — — — —	GPIO[7] BCLK CS1 — HREF D[1] ETC[2] EIRQ[7]	SIUL SAI0 DSPI2 — VID ETIMER0 SIUL	I/O I/O I/O I I I I I I	Slow	Medium	16	23
A[8]	PCR[8]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[8] BCLK CS0 D[0] D[6] RX EIRQ[8]	SIUL SAI1 DSPI1 SAI2 VID LIN1 SIUL	I/O I/O I/O I/O I I I I	Slow	Medium	24	37
A[9]	PCR[9]	ALT0 ALT1 ALT2 ALT3 —	GPIO[9] BCLK CS1 TX D[5] EIRQ[9]	SIUL SAI2 DSPI1 LIN1 VID SIUL	I/O I/O I/O O I I	Slow	Medium	25	38
A[10]	PCR[10]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[10] MCLK ETC[5] — D[4] SIN EIRQ[10]	SIUL SAI2 ETIMER0 — VID DSPI0 SIUL	I/O I/O I/O — I I I I	Slow	Medium	26	39
A[11]	PCR[11]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[11] TX CS1 CS0 D[3] RX RX	SIUL CAN0 DSPI0 DSPI1 VID LIN0 LIN1	I/O O I/O I I I	Slow	Medium	27	40

Port	PCR	Alternate	E	<b>D</b> 1 1 3	I/O	Pad s	peed <sup>5</sup>	Pin <sup>6</sup>	
pin	register	function <sup>1,2,8</sup>	Functions	Peripheral <sup>3</sup>	direction <sup>4</sup>	SRC = 0	SRC = 1	64-pin	100-pin <sup>7</sup>
A[12]	PCR[12]	ALTO ALT1 ALT2 ALT3 — —	GPIO[12] TX CS0 TX D[2] RX EIRQ[11]	SIUL LINO DSPIO LIN1 VID CANO SIUL	I/O O I/O O I I I I	Slow	Medium	28	41
A[13]	PCR[13]	ALTO ALT1 ALT2 ALT3 —	GPIO[13] CLK F[0] CS0 EIRQ[12]	SIUL IIC1 FCU0 DSPI0 SIUL	I/O I/O O I/O I	Slow	Medium	29	42
A[14]	PCR[14]	ALT0 ALT1 ALT2 ALT3 —	GPIO[14] DATA F[1] CS1 SIN EIRQ[13]	SIUL IIC1 FCU0 DSPI0 DSPI0 SIUL	I/O I/O O I I I	Slow	Medium	30	43
A[15]	PCR[15]	ALTO ALT1 ALT2 ALT3 — — —	GPIO[15] SCK PPS3 MCLK SCK ETC[0] EIRQ[18]	SIUL DSPI0 CE_RTC SAI1 DSPI1 ETIMER0 SIUL	I/O I/O O I/O I I I I	Slow	Medium	61	95
	-	1	1	Port B (16	i-bit)	-	1	4	_
B[0]	PCR[16]	ALTO ALT1 ALT2 ALT3 —	GPIO[16] TX ALARM2 BCLK AN[0]	SIUL CAN0 CE_RTC SAI1 ADC0 <sup>8</sup>	I/O O O I/O I	Slow	Medium	17	26
B[1]	PCR[17]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[17] — D[0] AN[1] RX TRIGGER2	SIUL — SAI1 ADC0 <sup>8</sup> CAN0 CE_RTC	I/O — I/O I I I	Slow	Medium	18	27
B[2]	PCR[18]	ALTO ALT1 ALT2 ALT3 —	GPIO[18] TX PPS2 ALARM1 AN[2] TRIGGER1	SIUL LINO CE_RTC CE_RTC ADC0 <sup>8</sup> CE_RTC	I/O O O I I	Slow	Medium	19	28

Port	PCR	Alternate	Functions F	Peripheral <sup>3</sup>	I/O	Pad s	speed <sup>5</sup>	Pin <sup>6</sup>	
pin	register	function <sup>1,2,8</sup>	Functions	Peripheral	direction <sup>4</sup>	SRC = 0	SRC = 1	P         64-pin         20         33         32         33         34         39         44         45         46         48         49	100-pin <sup>7</sup>
B[3]	PCR[19]	ALT0 ALT1 ALT2 ALT3 	GPIO[19] ETC[2] SOUT PPS1 AN[3] RX EIRQ[14]	SIUL ETIMER0 DSPI0 CE_RTC ADC0 <sup>8</sup> LIN0 SIUL	I/O I/O I/O O I I I	Slow	Medium	20	29
B[4]	PCR[20]	ALT0 ALT1 ALT2 ALT3 —	GPI[20]   RX_DV	SIUL — — FEC	 	Slow	Medium	32	50
B[5]	PCR[21]	ALT0 ALT1 ALT2 ALT3	GPIO[21] TX_D0 DEBUG[0] —	SIUL FEC SSCM —	I/O O I/O —	Slow	Medium	33	55
B[6]	PCR[22]	ALT0 ALT1 ALT2 ALT3	GPIO[22] TX_D1 DEBUG[1] —	SIUL FEC SSCM —	I/O O I/O —	Slow	Medium	34	56
B[7]	PCR[23]	ALT0 ALT1 ALT2 ALT3	GPIO[23] TX_D2 DEBUG[2] —	SIUL FEC SSCM —	I/O O I/O —	Slow	Medium	39	62
B[8]	PCR[24]	ALTO ALT1 ALT2 ALT3	GPIO[24] TX_D3 DEBUG[3] —	SIUL FEC SSCM —	I/O O I/O —	Slow	Medium	44	67
B[9]	PCR[25]	ALT0 ALT1 ALT2 ALT3	GPIO[25] TX_EN DEBUG[4] —	SIUL FEC SSCM —	I/O O I/O —	Slow	Medium	45	70
B[10]	PCR[26]	ALTO ALT1 ALT2 ALT3	GPIO[26] MDC DEBUG[5] —	SIUL FEC SSCM —	I/O O I/O —	Slow	Medium	46	73
B[11]	PCR[27]	ALTO ALT1 ALT2 ALT3	GPIO[27] MDIO DEBUG[6] —	SIUL FEC SSCM —	I/O I/O I/O —	Slow	Medium	48	75
B[12]	PCR[28]	ALTO ALT1 ALT2 ALT3	GPIO[28] — DEBUG[7] —	SIUL — SSCM —	I/O  I/O 	Slow	Medium	49	76
		—	TX_CLK	FEC	I				

Port	PCR	Alternate	E	Deviate and 3	I/O	Pad s	speed <sup>5</sup>	Р	in <sup>6</sup>
pin	register	function <sup>1,2,8</sup>	Functions	Peripheral <sup>3</sup>	direction <sup>4</sup>	SRC = 0	SRC = 1	64-pin	100-pin <sup>7</sup>
B[13]	PCR[29]	ALT0 ALT1 ALT2 ALT3 —	GPI[29]   RX_D0	SIUL   FEC	   	Slow	Medium	50	77
B[14]	PCR[30]	ALT0 ALT1 ALT2 ALT3 —	GPI[30] — — — RX_D1	SIUL — — FEC	  	Slow	Medium	51	79
B[15]	PCR[31]	ALT0 ALT1 ALT2 ALT3 —	GPI[31]   RX_D2 Port (	SIUL 	 	Slow	Medium	52	81
C[0]	PCR[32]	ALT0 ALT1 ALT2 ALT3 —	GPI[32] — — — RX_D3	SIUL 		Slow	Medium	53	82
C[1]	PCR[33]	ALT0 ALT1 ALT2 ALT3 —	GPI[33] — — RX_CLK EIRQ[15]	SIUL   FEC SIUL	    	Slow	Medium	54	83
C[2]	PCR[34]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[34] ETC[0] TX PPS1 D[0] RX EIRQ[16]	SIUL ETIMER0 CAN0 CE_RTC VID LIN0 SIUL	I/O I/O O O I I I	Slow	Medium	57	91
C[3]	PCR[35]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[35] ETC[1] TX SYNC D[1] RX EIRQ[17]	SIUL ETIMERO LINO SAI1 VID CANO SIUL	I/O I/O O I/O I I I	Slow	Medium	60	94

Port	PCR	Alternate	Functions	Peripheral <sup>3</sup>	I/O	Pad s	speed <sup>5</sup>	P	in <sup>6</sup>
pin	register	function <sup>1,2,8</sup>	Functions	Peripheral	direction <sup>4</sup>	SRC = 0	SRC = 1	64-pin	100-pin <sup>7</sup>
C[4]	PCR[36]	ALT0 ALT1 ALT2 ALT3  	GPIO[36] CLK_OUT ETC[4] MCLK TRIGGER1 ABS[0] EIRQ[19]	SIUL MC_CGL ETIMER0 SAI0 CE_RTC MC_RGM SIUL	I/O O I/O I/O I I I I	Medium	Fast	62	96
C[5]	PCR[37]	ALT0 ALT1 ALT2 ALT3 —	GPIO[37] CLK ETC[3] CS2 ABS[2] EIRQ[20]	SIUL IICO ETIMERO DSPI2 MC_RGM SIUL	I/O 	Slow	Medium	63	99
C[6]	PCR[38]	ALT0 ALT1 ALT2 ALT3 —	GPIO[38] DATA CS0 CS3 FAB EIRQ[21]	SIUL IIC0 DSPI1 DSPI2 MC_RGM SIUL	I/O — I/O O I I	Slow	Medium	64	100
C[7]	PCR[39]	ALT0 ALT1 ALT2 ALT3 —	GPIO[39] TXD — — RXD	SIUL LINO — LIN1	I/O O — I	Slow	Medium	_	3
C[8]	PCR[40]	ALT0 ALT1 ALT2 ALT3 —	GPIO[40] TXD — RXD EIRQ[22]	SIUL LIN1 — LIN0 SIUL	I/O O — I I	Slow	Medium	-	5
C[9]	PCR[41]	ALT0 ALT1 ALT2 ALT3 —	GPI[41] — — SIN EIRQ[23]	SIUL — — DSPI0 SIUL	    	Slow	Medium	-	7
C[10]	PCR[42]	ALT0 ALT1 ALT2 ALT3 —	GPIO[42] ETC[5] ETC[4] — SIN EIRQ[24]	SIUL ETIMER0 ETIMER0 — DSPI1 SIUL	I/O I/O I/O 	Slow	Medium	_	24
C[11]	PCR[43]	ALTO ALT1 ALT2 ALT3	GPIO[43] ETC[2] ETC[1] ETC[3]	SIUL ETIMER0 ETIMER0 ETIMER0	I/O I/O I/O I/O	Slow	Medium	_	25

Table 4. Pin muxing (continued)

Port	PCR	Alternate	Functions	Peripheral <sup>3</sup>	I/O	Pad s	speed <sup>5</sup>	Р	in <sup>6</sup>
pin	register	function <sup>1,2,8</sup>	Functions	Peripheral	direction <sup>4</sup>	SRC = 0	SRC = 1	64-pin	100-pin <sup>7</sup>
C[12]	PCR[44]	ALT0 ALT1 ALT2 ALT3  	GPIO[44] PPS1 PPS2 ALARM1 TRIGGER1 TRIGGER2 EIRQ[25]	SIUL CE_RTC CE_RTC CE_RTC CE_RTC CE_RTC SIUL	I/O O O I I I	Slow	Medium		44
C[13]	PCR[45]	ALT0 ALT1 ALT2 ALT3 —	GPIO[45]   D[1] EIRQ[26]	SIUL — — VID SIUL	I/O — — I I	Slow	Medium	_	46
C[14]	PCR[46]	ALT0 ALT1 ALT2 ALT3 —	GPIO[46]   D[0] EIRQ[27]	SIUL — — VID SIUL	I/O — — I I	Slow	Medium	_	47
C[15]	PCR[47]	ALT0 ALT1 ALT2 ALT3 —	GPI[47] — — — COL	SIUL — — — FEC	  	Slow	Medium		48
	·		Por	t D (100-pin pao	ckage: 16-bit)				
D[0]	PCR[48]	ALTO ALT1 ALT2 ALT3	GPIO[48] MDO0 — —	SIUL NEXUS — —	I/O O —	Slow	Medium	_	9
D[1]	PCR[49]	ALT0 ALT1 ALT2 ALT3	GPIO[49] MCK0 —	SIUL NEXUS —	I/O O —	Slow	Medium	-	14
D[2]	PCR[50]	ALTO ALT1 ALT2 ALT3	GPIO[50] EVTO —	SIUL NEXUS — —	I/O O — —	Slow	Medium	—	13
D[3]	PCR[51]	ALT0 ALT1 ALT2 ALT3	GPIO[51] MSEO1 —	SIUL NEXUS — —	I/O O —	Slow	Medium	_	72
D[4]	PCR[52]	ALTO ALT1 ALT2 ALT3	GPIO[52] MSEO0 —	SIUL NEXUS — —	I/O O —	Slow	Medium		78

Table 4. Pin muxing (continued)

Port	PCR	Alternate	Functions	Peripheral <sup>3</sup>	I/O	Pad s	speed <sup>5</sup>	Р	in <sup>6</sup>
pin	register	function <sup>1,2,8</sup>	Functions	Peripheral	direction <sup>4</sup>	SRC = 0	SRC = 1	64-pin	100-pin <sup>7</sup>
D[5]	PCR[53]	ALT0 ALT1 ALT2 ALT3	GPIO[53] MDO3 — —	SIUL NEXUS — —	I/O O —	Slow	Medium		80
D[6]	PCR[54]	ALTO ALT1 ALT2 ALT3	GPIO[54] MDO2 — —	SIUL NEXUS — —	I/O O —	Slow	Medium	-	84
D[7]	PCR[55]	ALT0 ALT1 ALT2 ALT3	GPIO[55] MDO1 —	SIUL NEXUS —	I/O — — —	Slow	Medium	_	98
D[8]	PCR[56]	ALT0 ALT1 ALT2 ALT3 —	GPI[56] — — — EVTI	SIUL — — — NEXUS	  	Slow	Medium	_	10
D[9]	PCR[57]	ALT0 ALT1 ALT2 ALT3 	GPIO[57] ETC[3] ETC[2] — RXD EIRQ[28]	SIUL ETIMER0 ETIMER0 — CAN0 SIUL	I/O I/O I/O I/O I I	Slow	Medium	—	49
D[10]	PCR[58]	ALTO ALT1 ALT2 ALT3	GPIO[58] TXD —	SIUL CAN0 —	I/O O —	Slow	Medium	_	51
D[11]	PCR[59]	ALT0 ALT1 ALT2 ALT3	GPIO[59] ETC[0] ETC[5] ETC[4]	SIUL ETIMER0 ETIMER0 ETIMER0	I/O I/O I/O I/O	Slow	Medium	_	52
D[12]	PCR[60]	ALT0 ALT1 ALT2 ALT3 —	GPIO[60] ETC[1] ETC[0] — SIN	SIUL ETIMER0 ETIMER0 — DSPI0	I/O I/O I/O — I	Slow	Medium	_	53
D[13]	PCR[61]	ALTO ALT1 ALT2 ALT3 — —	GPI[61] — — CRS EIRQ[29]	SIUL   FEC SIUL	      	Slow	Medium	-	54

Port	PCR	Alternate	Functions	Peripheral <sup>3</sup>	I/O	Pad s	speed <sup>5</sup>	Pin <sup>6</sup>	
pin	register	function <sup>1,2,8</sup>	Functions		direction <sup>4</sup>	SRC = 0	SRC = 1	64-pin	100-pin <sup>7</sup>
D[14]	PCR[62]	ALT0 ALT1 ALT2 ALT3 —	GPI[62]   RX_ER EIRQ[30]	SIUL   FEC SIUL	    	Slow	Medium		57
D[15]	PCR[63]	ALT0 ALT1 ALT2 ALT3	GPIO[63] F[0] —	SIUL FCU0 —	I/O O —	Slow	Medium		69
			Poi	rt E (100-pin pa	ckage: 7-bit)				
E[0]	PCR[64]	ALT0 ALT1 ALT2 ALT3	GPIO[64] F[1] —	SIUL FCU0 —	I/O O —	Slow	Medium		68
E[1]	PCR[65]	ALTO ALT1 ALT2 ALT3	GPIO[65] TX_ER — —	SIUL FEC — —	I/O O —	Slow	Medium	_	71
E[2]	PCR[66]	ALTO ALT1 ALT2 ALT3 —	GPI[66] — — RXD EIRQ[31]	SIUL — — LIN1 SIUL	 	Slow	Medium	—	85
E[3]	PCR[67]	ALTO ALT1 ALT2 ALT3	GPIO[67] TXD —	SIUL LIN1 —	I/O O —	Slow	Medium		86
E[4]	PCR[68]	ALT0 ALT1 ALT2 ALT3	GPIO[68] CS0 CS0 CS0	SIUL DSPI0 DSPI1 DSPI2	I/O I/O I/O I/O	Slow	Medium		89
E[5]	PCR[69]	ALTO ALT1 ALT2 ALT3	GPIO[69] SCK SCK SCK	SIUL DSPI0 DSPI1 DSPI2	I/O I/O I/O I/O	Slow	Medium		90
E[6]	PCR[70]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[70] SOUT SOUT SOUT SIN SIN SIN	SIUL DSPI0 DSPI1 DSPI2 DSPI0 DSPI2 DSPI2	I/O O O I I I	Slow	Medium	_	97

### Table 4. Pin muxing (continued)

<sup>1</sup> ALT0 is the primary (default) function for each port after reset.

- <sup>2</sup> Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIU module. PCR.PA = 00 → ALT0; PCR.PA = 01 → ALT1; PCR.PA = 10 → ALT2; PCR.PA = 11 → ALT3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".
- <sup>3</sup> Module included on the MCU.
- <sup>4</sup> Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.
- <sup>5</sup> Programmable via the SRC (Slew Rate Control) bits in the respective Pad Configuration Register.
- <sup>6</sup> Additional board pull resistors are recommended when JTAG pins are not being used on the board or application.
- <sup>7</sup> The 100-pin package is not a production package. It is used for software development only.
- <sup>8</sup> Do not use ALT multiplexing when ADC channels are used.

# 3.1 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ). This can be done by the internal pull-up or pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

## CAUTION

All of the following figures are indicative and must be confirmed during either silicon validation, silicon characterization or silicon reliability trial.

# 3.2 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 5 are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

#### Table 5. Parameter classifications

## NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

# 3.3 Absolute maximum ratings

Table 6. Absolute Maximum Ratings<sup>1</sup>

Symbol		Parameter	Conditions	Min	Max <sup>2</sup>	Unit	
V <sub>SS</sub>	SR	Device ground		V <sub>SS</sub>	V <sub>SS</sub>	V	
V <sub>DD_HV_IO</sub>	SR	3.3 V Input/Output Supply Voltage (supply). Code Flash supply with $V_{DD_HV_IO3}$ and Data Flash with $V_{DD_HV_IO2}$	_	V <sub>SS –</sub> 0.3	V <sub>SS</sub> + 6.0	v	
V <sub>SS_HV_IO</sub>	SR	3.3 VInput/Output Supply Voltage (ground). Code Flash ground with $V_{SS_HV_IO3}$ and Data Flash with $V_{SS_HV_IO2}$	_	V <sub>SS -</sub> 0.1	V <sub>SS</sub> + 0.1	v	
V <sub>DD_HV_OSC</sub> SR		3.3 V Crystal Oscillator Amplifier Supply voltage (supply)	The oscillator and flash supply segments are double-bounded with the $V_{DD_{-}HV_{-}IO}$ segments. See				
V <sub>SS_HV_OSC</sub>	SR	3.3 V Crystal Oscillator Amplifier Supply voltage (ground)	V <sub>DD_HV_IO</sub> and V <sub>SS_HV_IO</sub> specifications.				
V <sub>DD_HV_ADC0</sub> <sup>3</sup>			-	V <sub>SS</sub> _0.3	V <sub>SS</sub> + 6.0	v	
V <sub>SS_HV_ADC0</sub>	SR	3.3 V ADC_0 Ground and Low Reference voltage	-	V <sub>SS</sub> _0.1	V <sub>SS</sub> + 0.1	v	
V <sub>DD_HV_REG</sub>	REG SR 3.3 V Voltage Regulator Supply voltage		-	V <sub>SS</sub> _0.3	V <sub>SS</sub> + 6.0	v	
TV <sub>DD</sub>	SR	Slope characteristics on all VDD during power up <sup>4</sup>	_	—	0.1	V/us	
V <sub>DD_LV_COR</sub>	SR	1.2 V supply pins for core logic (supply)	_	V <sub>SS</sub> _0.3	V <sub>SS</sub> + 1.4	V	
V <sub>SS_LV_COR</sub>	SR	1.2 V supply pins for core logic (ground)	_	V <sub>SS</sub> _0.1	V <sub>SS</sub> + 0.1	v	
V <sub>IN</sub>	SR	Voltage on any pin with respect to ground (V <sub>SS_HV_IO</sub> )	_	$V_{SS_HV_IO_}0.3$	V <sub>DD_HV_IO</sub> +0.5	V	
I <sub>INJPAD</sub>	SR	Input current on any pin during overload condition	_	-10	10	mA	
I <sub>INJSUM</sub>	SR	Absolute sum of all input currents during overload condition	_	-50	50	mA	
T <sub>STORAGE</sub>	SR	Storage temperature	—	-55	150	°C	
TJ	SR	Junction temperature under bias	—	-40	150	°C	
	SR	Ambient temperature under bias	f <sub>CPU</sub> <64 MHz	-40	125	°C	
T <sub>A</sub>			f <sub>CPU</sub> <64 MHz Video use case with internal supply	-40	105	°C	

<sup>1</sup> Functional operating conditions are given in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

- <sup>2</sup> Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.
- <sup>3</sup> MPC5604E's I/O, flash, and oscillator circuit supplies are interconnected. The ADC supply managed independently from other supplies.
- <sup>4</sup> Guaranteed by device validation.

# 3.4 Recommended operating conditions

#### Table 7. Recommended operating conditions

Symbol		Parameter	Conditions	Min	Max <sup>1</sup>	Unit
V <sub>SS</sub>	SR	Device ground	—	V <sub>SS</sub>	V <sub>SS</sub>	V
V <sub>DD_HV_IO</sub>	SR	3.3 V input/output supply voltage	_	3.0	3.6	V
V <sub>SS_HV_IO</sub>	SR	Input/output ground voltage	_	0	0	V
V <sub>DD_HV_OSC</sub>	SR	3.3 V Crystal Oscillator Amplifier Supply voltage (supply)	The oscillator and are double-bound	ed with the		
V <sub>SS_HV_OSC</sub>	SR	3.3 V Crystal Oscillator Amplifier Supply voltage (ground)	segments. See V <sub>DD_HV_IOx</sub> and V <sub>SS_HV_IOx</sub> specifications.			
V <sub>DD_HV_ADC0</sub> <sup>2</sup>			_	3.0	3.6	V
V <sub>DD_HV_REG</sub>	SR	3.3 V voltage regulator supply voltage	—	3.0	3.6	V
V <sub>DD_LV_EXTCOR</sub>	SR	Externally supplied core voltage	—	1.15	1.32	V
V <sub>DD_LV_REGCOR</sub>	SR	Internal supply voltage	—	—	—	V
V <sub>SS_LV_REGCOR</sub>	SR	Internal reference voltage	—	0	0	V
V <sub>DD_LV_COR</sub>	SR	Internal supply voltage	—	—	—	V
V <sub>SS_LV_COR</sub>	SR	Internal reference voltage	—	0	0	V
$V_{SS_HV_ADC0}$	SR	Ground and Low Reference voltage	—	0	0	V
Т <sub>Ј</sub>	SR	Junction temperature under bias		-40	150	°C
	SR	Ambient temperature under bias	f <sub>CPU</sub> <64 MHz	-40	125	°C
T <sub>A</sub>			f <sub>CPU</sub> <64 MHz Video use case with internal supply	-40	105	°C

<sup>1</sup> Full functionality cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed.

<sup>2</sup> MPC5604E's I/O, flash, and oscillator circuit supplies are interconnected. The ADC supply managed independently from other supplies.

# 3.5 Thermal characteristics

Symbol	Parameter	Conditions	Typical value	Unit
B	Thermal resistance junction-to-ambient,	Single layer board—1s	51	°C/W
	natural convection <sup>2</sup>	Four layer board—2s2p	38	°C/W
В	Thermal resistance junction-to-ambient <sup>2</sup>	@ 200 ft./min. <sup>3</sup> , single layer board—1s	41	°C/W
R <sub>θJMA</sub>		@ 200 ft./min. <sup>3</sup> , four layer board—2s2p	32	°C/W
R <sub>θJB</sub>	Thermal resistance junction to board <sup>4</sup>	—	23	°C/W
R <sub>0JCtop</sub>	Thermal resistance junction to case (top) <sup>5</sup>	—	11	°C/W
$\Psi_{JT}$	Junction to package top natural convection <sup>6</sup>	—	2	°C/W

Table 8. Thermal characteristics for 100-pin LQFP<sup>1</sup>

<sup>1</sup> Thermal characteristics are targets based on simulation that are subject to change per device characterization.

<sup>2</sup> Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

- <sup>3</sup> Flow rate of forced air flow.
- <sup>4</sup> Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
- <sup>5</sup> Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- <sup>6</sup> Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Symbol	Parameter	Conditions	Typical value	Unit
$R_{ hetaJA}$	Thermal resistance junction-to-ambient, natural convection <sup>2</sup>	Single layer board—1s	64	°C/W
νθJΑ	natural convection <sup>2</sup>	Four layer board—2s2p	45	°C/W
D	Thermal resistance junction-to-ambient <sup>2</sup>	@ 200 ft./min. <sup>3</sup> , single layer board—1s	52	°C/W
R <sub>θJMA</sub>		@ 200 ft./min. <sup>3</sup> , four layer board—2s2p	39	°C/W
$R_{\theta JB}$	Thermal resistance junction to board <sup>4</sup>	—	28	°C/W
R <sub>0JCtop</sub>	Thermal resistance junction to case (top) <sup>5</sup>	—	14	°C/W
$\Psi_{JT}$	Junction to package top natural convection <sup>6</sup>	—	3	°C/W

Table 9. Thermal characteristics for 64-pin LQFP<sup>1</sup>

<sup>1</sup> Thermal characteristics are targets based on simulation that are subject to change per device characterization.

<sup>2</sup> Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

- <sup>3</sup> Flow rate of forced air flow.
- <sup>4</sup> Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
- <sup>5</sup> Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- <sup>6</sup> Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## 3.5.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T<sub>J</sub>, can be obtained from Equation 1:

$$T_{J} = T_{A} + (R_{\theta JA} * P_{D})$$
 Eqn. 1

where:

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. There are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in Equation 2 as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$
 Eqn. 2

where:

 $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction to case thermal resistance (°C/W)

 $R_{\theta CA}$  = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using Equation 3:

$$T_{J} = T_{T} + (\Psi_{JT} \times P_{D})$$
 Eqn. 3

where:

 $T_T$  = thermocouple temperature on top of the package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)

#### MPC5604E Microcontroller Data Sheet, Rev. 6

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134 U.S.A. (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at http://www.jedec.org.

- 1. C.E. Triplett and B. Joiner, *An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module*, Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.
- 2. G. Kromann, S. Shidore, and S. Addison, *Thermal Modeling of a PBGA for Air-Cooled Applications*, Electronic Packaging and Production, pp. 53-58, March 1998.
- 3. B. Joiner and V. Adams, *Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling*, Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

# 3.6 Electromagnetic Interference (EMI) characteristics

Symbol	Parameter	Conditions	Clocks	Frequency Range	Level (Typ)	Unit
Radiated	V <sub>EME</sub>	V <sub>DD</sub> = 3.3 V T <sub>A</sub> = +25 °C	Oscillator Frequency = 8	150 kHz–50 MHz	2	
emissions			MHz; System Bus Frequency = 64 MHz;	50–150 MHz	14	الایت
		Device		150–500 MHz	11	dBμV
	Configuration, testCPU Freq = 64MHZconditions and EMNo PLL Frequencytesting per standardModulationIEC61967-2.IEC61967-2.	500–1000 MHz	7			
		IEC61967-2.	Modulation	IEC Level	М	
			External Oscillator Freq = 8 MHz System Bus Freq = 64	150 kHz–50 MHz	1	
				50–150 MHz	11	dBμV
			MHz	150–500 MHz	7	
	CPU Freq = 64MHZ	500–1000 MHz	1			
			2% PLL Freq Modulation	IEC Level	Ν	

Table 10. EMI Testing Specifications<sup>1</sup>

<sup>1</sup> EMI testing and I/O port waveforms per standard IEC61967-2.

# 3.7 Electrostatic Discharge (ESD) characteristics

Table 11. ESD ratings<sup>1,2</sup>

Symbol		Parameter	Conditions	Value	Unit	
V <sub>ESD(HBM)</sub>	SR	Electrostatic discharge (Human Body Model)	—	2000	V	
V <sub>ESD(CDM)</sub>	SR	Electrostatic discharge (Charged Device Model)		750 (corners)	v	
* ESD(CDM)				500 (other)	v	

<sup>1</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification

# 3.8 Power management electrical characteristics

## 3.8.1 Power Management Overview

The device supports the following power modes:

- Internal voltage regulation mode
- External voltage regulation mode

## 3.8.1.1 Internal voltage regulation mode

In this mode, the following supplies are involved:

•  $V_{DD HV IO}(3.3V)$  — This is the main supply provided externally.

• V<sub>DD\_LV\_COR</sub> (1.2V) — This is the core logic supply. In the internal regulation mode, the core supply is derived from the main supply via an on-chip linear regulator driving an internal PMOS ballast transistor. The PMOS ballast transistors are located in the pad ring and their source connectors are directly bonded to a dedicated pin. See Figure 4.



#### **Figure 4. Internal Regulation Mode**

The core supply can also be provided externally. Table 12 shows how to connect  $V_{DD_HV_S_BALLAST}$  pin for internal and external core supply mode.

#### NOTE

 $V_{DD\_HV\_S\_BALLAST}$  pin is the supply pin, which carries the entire core logic current in the internal regulation mode, while in external regulation mode it is used as a signal to bypass the regulator.

#### Table 12. Core Supply Select

Mode	V <sub>DD_HV_S_Ballast</sub>
Internal supply mode (via internal PMOS ballast transistors)	V <sub>DD_HV_IO</sub> (3.3V)
External supply mode (e.g., via external switched regulator)	V <sub>DD_LV_COR</sub> (1.2V)

## 3.8.1.2 External voltage regulation mode

In the external regulation mode, the core supply is provided externally using a switched regulator. This saves on-chip power consumption by avoiding the voltage drop over the ballast transistor. The external supply mode is selected via a board level supply change at the  $V_{DD\ HV\ S\ BALLAST}$  pin.



Figure 5. External Regulation Mode

### NOTE

"In external regulation mode, POR\_B pin should be used to control the power on RESET for the device. POR\_B should be kept low (asserted) as long as the input supplies are unstable or below the specified operating range. Failure to do so may lead to unexpected device operation and erratic reset recovery"

## 3.8.1.3 Recommended power supply sequencing<sup>1</sup>

For MPC5604E, the external supplies need to be maintained as per the following relations:

- +  $V_{DD\_HV\_IO}$  should be always greater or equal to  $V_{DD\_HV\_S\_Ballast}$
- $V_{DD_HV_IO}$  should be always greater than  $V_{DD_LV_COR0_X}$
- $V_{DD \ HV \ IO}$  should be always greater than  $V_{DD \ HV \ ADC}$

<sup>1.</sup> Investigations are in process to relax power supply sequencing recommendation.



# 3.8.2 Voltage regulator electrical characteristics

Figure 6. Voltage regulator capacitance connection

Symbol		с	Parameter	Conditions <sup>1</sup>		Value		Unit		
Cymbol		Ŭ	i di dinecer	Conditions	Min	Тур	Мах			
${\sf C_{\sf REGn}}^2$	SR		Internal voltage regulator external capacitance	_	200	_	600	nF		
R <sub>REG</sub>	SR		Stability capacitor equivalent serial resistance		0.05	_	0.2	Ω		
C	SR	<b>CD</b>		Decoupling capacitance <sup>3</sup> ballast	—	100 <sup>4</sup>	470 <sup>5</sup>	—	nF	
C <sub>DEC1</sub>				_	400	470	_			
C <sub>DEC2</sub>	SR		Decoupling capacitance regulator supply		100 nF	1 μF	_	_		
V <sub>MREG</sub>	сс	сс	сс	т	Main regulator output voltage	Before exiting from reset	_	1.32	_	v
		Ρ		After trimming	1.15	1.28	1.32			
I <sub>MREG</sub>	SR	—	Main regulator current provided to $V_{DD\_LV}$ domain	_	—	—	150	mA		

Symbol		с	C	Parameter	Conditions <sup>1</sup>		Value		Unit
		Ŭ	ratameter	Conditions	Min	Тур	Max	Unit	
	сс	C D consumption		I <sub>MREG</sub> = 200 mA	_	_	2	mA	
IMREGINT	00		I <sub>MREG</sub> = 0 mA	_	_	1			
I <sub>DD_BV</sub>	сс	D	In-rush current on $V_{DD_BV}$ during power-up <sup>6</sup>	_	_	_	40 <sup>7</sup>	mA	

Table 13. Voltage regulator electrical characteristics (continued)

<sup>1</sup>  $V_{DD}$  = 3.3 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

<sup>2</sup> It is required by the device in internal voltage regulation mode only.

<sup>3</sup> This capacitance value is driven by the constraints of the external voltage regulator that supplies the V<sub>DD\_BV</sub> voltage. A typical value is in the range of 470 nF. This capacitance should be placed close to the device pin.

- $^4$  This value is acceptable to guarantee operation from 3.0 V to 3.6 V
- <sup>5</sup> External regulator and capacitance circuitry must be capable of providing I<sub>DD\_BV</sub> while maintaining supply V<sub>DD\_BV</sub> in operating range.
- <sup>6</sup> In-rush current is seen only for short time during power-up and on standby exit (max 20 μs, depending on external LV capacitances to be load)

<sup>7</sup> The duration of the in-rush current depends on the capacitance placed on LV pins. BV decaps must be sized accordingly. Refer to IMREG value for minimum amount of current to be provided in cc.

## **3.8.3** Voltage monitor electrical characteristics

The device implements a POR module to ensure correct power-up initialization, as well as three low voltage detectors to monitor the  $V_{DD \ HV}$  and the  $V_{DD \ HV}$  voltage while device is supplied:

- POR monitors V<sub>DD HV</sub> during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors  $\overline{V}_{DD HV}$  to ensure device reset below minimum functional supply
- LVDLVCOR monitors low voltage digital power domain

### Table 14. Low voltage monitor electrical characteristics

Symbol		Parameter	Conditions <sup>1</sup>	Value Value		Unit	
Symbol		Falaniciei	Conditions	Min	Max	Unit	
V <sub>PORH</sub>	Т	Power-on reset threshold	_	1.5	2.7	V	
V <sub>PORUP</sub>	D	Supply for functional POR module	T <sub>A</sub> = 25°C	1.0	—	V	
V <sub>DDHVLVDMOK_H</sub>	Ρ	$V_{DD_HV}$ low voltage detector high threshold	—		2.95	V	
V <sub>DDHVLVDMOK_L</sub>	Ρ	$V_{DD_HV}$ low voltage detector low threshold	—	2.6	—	V	
V <sub>MLVDDOK_H</sub>	Ρ	Digital supply low voltage detector high	—		1.135	V	
V <sub>MLVDDOK_L</sub>	Ρ	Digital supply low voltage detector low	—	1.095	—	V	

<sup>1</sup>  $V_{DD-HV}$  = 3.3V ± 10% T<sub>A</sub> = -40 °C to T<sub>A MAX</sub>, unless otherwise specified

# 3.9 Power Up/Down reset sequencing

The MPC5604E implements a precise sequence to ensure each module is started only when all conditions for switching it ON are available. This prevents overstress event or miss-functionality within and outside the device:

- A POR module working on voltage regulator supply is controlling the correct start-up of the regulator. This is a key module ensuring safe configuration for all Voltage regulator functionality when supply is below 1.5 V. Associated POR (or POR) signal is active low.
- Several Low Voltage Detectors, working on voltage regulator supply are monitoring the voltage of the critical modules (Voltage regulator, I/Os, Flash and Low voltage domain). LVDs are gated low when POWER\_ON is active.
- A POWER\_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active high and released to all modules including I/Os, Flash and RC16 oscillator needed during power-up phase and reset phase. When POWER\_OK is low the associated module are set into a safe state.



Figure 7. Power-up typical sequence





MPC5604E Microcontroller Data Sheet, Rev. 6

# **3.10 DC electrical characteristics**

Table 15 gives the DC electrical characteristics at 3.3 V (3.0 V < V<sub>DD HV IO</sub> < 3.6 V).

Symbo	bl	Parameter	Conditions	Min	Мах	Unit
V <sub>IL</sub>	D	Minimum low level input voltage	_	-0.4 <sup>2</sup>	_	V
V <sub>IL</sub>	Р	Maximum low level input voltage	_	_	0.35 V <sub>DD_HV_IO</sub>	V
V <sub>IH</sub>	Ρ	Minimum high level input voltage	—	0.65 V <sub>DD_HV_IO</sub>	—	V
V <sub>IH</sub>	D	Maximum high level input voltage	_	_	$V_{DD\_HV\_IO} + 0.4^2$	V
$V_{HYS}$	Т	Schmitt trigger hysteresis	_	0.1 V <sub>DD_HV_IO</sub>	—	V
$V_{OL_S}$	Р	Slow, low level output voltage	I <sub>OL</sub> = 2 mA	_	0.1V <sub>DD_HV_IO</sub>	V
$V_{OH_S}$	Р	Slow, high level output voltage	$I_{OH} = -2 \text{ mA}$	0.8V <sub>DD_HV_IO</sub>	—	V
$V_{OL_M}$	Р	Medium, low level output voltage	I <sub>OL</sub> = 2 mA	_	0.1V <sub>DD_HV_IO</sub>	V
V <sub>OH_M</sub>	Ρ	Medium, high level output voltage	I <sub>OH</sub> = -3 mA	0.8V <sub>DD_HV_IO</sub>	_	V
$V_{OL_F}$	Р	Fast, high level output voltage	I <sub>OL</sub> = 11 mA	_	0.1V <sub>DD_HV_IO</sub>	V
$V_{OH_F}$	Р	Fast, high level output voltage	I <sub>OH</sub> = –11 mA	0.8V <sub>DD_HV_IO</sub>	—	V
I <sub>PU</sub>	Р	Equivalent pull-up current	$V_{IN} = V_{IL}$	-95	—	μA
I <sub>PD</sub>	Р	Equivalent pull-down current	$V_{IN} = V_{IH}$	_	95	
IIL	Ρ	Input leakage current (all bidirectional ports)	T <sub>A</sub> = −40 to 125 °C	_	1	μA
Ι <sub>ΙL</sub>	Ρ	Input leakage current (all ADC input-only ports)	T <sub>A</sub> = −40 to 125 °C	_	0.5	μA
V <sub>ILR</sub>	D	Minimum RESET, low level input voltage	_	-0.4 <sup>2</sup>	_	V
V <sub>ILR</sub>	Р	Maximum RESET, low level input voltage	_	_	0.35 V <sub>DD_HV_IO</sub>	V
V <sub>IHR</sub>	Р	Minimum RESET, high level input voltage	_	0.65 V <sub>DD_HV_IO</sub>	_	V
V <sub>IHR</sub>	D	Maximum RESET, high level input voltage	_	_	$V_{DD_HV_IO} + 0.4^2$	V
V <sub>HYSR</sub>	D	RESET, Schmitt trigger hysteresis	—	0.1 V <sub>DD_HV_IO</sub>	—	V
V <sub>OLR</sub>	D	RESET, low level output voltage	I <sub>OL</sub> = 0.5 mA	—	0.1V <sub>DD_HV_IO</sub>	V
		RESET, equivalent pull-up	V <sub>IN</sub> = V <sub>IL</sub>	-130	—	
I <sub>PU</sub>	D	current	V <sub>IN</sub> = V <sub>IH</sub>	—	-10	μA
C <sub>IN</sub>	D	Input capacitance	—	—	10	pF

## Table 15. DC electrical characteristics $(3.3 \text{ V})^1$

<sup>1</sup> These specifications are design targets and subject to change per device characterization.

 $^2\,$  "SR" parameter values must not exceed the absolute maximum ratings shown in Table 6.

Cumbal			Devenueter	Conditions		Value <sup>1</sup>		Unit	
Symbol			Parameter		Min	n Typ Max			
I DD_LV_CORE	С		RUN Mode, I/O currents not included, worst case over temperature for system clock		_	75	120		
	Ρ		HALT Mode <sup>2</sup>	V DD_LV_CORx externally forced at 1.3 V	_	4	25	-	
	Ρ		STOP Mode <sup>3</sup>	V DD_LV_CORx externally forced at 1.3 V	_	4	25		
I <sub>DD_FLASH</sub>				Code Flash		•			
			FLASH supply current during read	$V_{DD_{HV_{IO}}}$ at 3.3 V	—	4	7		
	с	Supply current	FLASH supply current during erase operation on 1 Flash module	V <sub>DD_HV_IO</sub> at 3.3 V	_	9	14	mA	
	U			Data Flash		1			
			FLASH supply current during read	$V_{DD_{HV_{IO}}}$ at 3.3 V	_	3.5	6		
			FLASH supply current during erase operation on 1 Flash module	V <sub>DD_HV_IO</sub> at 3.3 V	_	7.5	12		
I <sub>DD_ADC</sub>	С		ADC supply current	V <sub>DD_HV_ADC0</sub> at 3.3 V ADC Freq = 16MHz		1.8	3		
I DD_OSC	С		OSC supply current	V <sub>DD_HV_OSC</sub> at 3.3 V 16 MHz	_	0.74	4		

#### Table 16. Supply current

<sup>1</sup> All values to be confirmed after characterization/data collection.

<sup>2</sup> Halt mode configurations: Code fetched from SRAM, Code Flash and Data Flash in low power mode, OSC/PLL0 are OFF, Core clock frozen, all peripherals are disabled.

<sup>3</sup> STOP "P" mode DUT configuration: Code fetched from SRAM, Code Flash and Data Flash off, OSC/PLL0 are OFF, Core clock frozen, all peripherals are disabled.

# 3.11 Main oscillator electrical characteristics

The MPC5604E provides an oscillator/resonator driver.

Symbol		Parameter	Min	Max	Unit
fosc	SR	Oscillator frequency	4	40	MHz
9 <sub>m</sub>	Р	Transconductance	4	15.846	mA/V
V <sub>OSC</sub>	Т	Oscillation amplitude on XTAL pin	1.3	2.25	V
toscsu	Т	Start-up time <sup>1,2</sup>		5	ms

- <sup>1</sup> The start-up time is dependent upon crystal characteristics, board leakage, etc., high ESR and excessive capacitive loads can cause long start-up time.
- <sup>2</sup> Value captured when amplitude reaches 90% of XTAL

Symbol		Parameter	Min	Тур	Max	Unit
f <sub>OSC</sub>	SR	Oscillator frequency	4	_	40	MHz
f <sub>CLK</sub>	SR	Frequency in bypass	_	_	100	MHz
t <sub>rCLK</sub>	SR	Rise/fall time in bypass	—	_	1	ns
t <sub>DC</sub>	SR	Duty cycle	47.5	50	52.5	%

#### Table 18. Input clock characteristics

# 3.12 FMPLL electrical characteristics

## Table 19. PLLMRFM electrical specifications<sup>1</sup> ( $V_{DDPLL} = 3.0 V$ to 3.6 V, $V_{SS} = V_{SSPLL} = 0 V$ , $T_A = T_L$ to $T_H$ )

0		Parameter		O a se distina se	Va	11	
Symbo	DI			Conditions	Min	Max	Unit
f <sub>ref_crystal</sub> f <sub>ref_ext</sub>	D	PLL reference	frequency range <sup>2</sup>	Crystal reference	4	40	MHz
f <sub>pll_in</sub>	D	Phase detector (after pre-divid	r input frequency range er)	_	4	16	MHz
f <sub>FMPLL_0</sub> PCS	D	Clock frequence mode	y range in normal	_	4	128	MHz
f <sub>FMPLL_0</sub> _CLK	D	PLL output frequency		_	4	256	MHz
f <sub>VCO</sub>	Р	VCO frequency	ý	—	256	512	MHz
f <sub>sys</sub>	D	On-chip PLL fr	equency <sup>2</sup>	—	16	64	MHz
t <sub>CYC</sub>	D	System clock p	period	—	1 / f <sub>sys</sub>		ns
f <sub>SCM</sub>	D	Self-clocked m (VCO free runr	ode frequency ning frequency) <sup>3,4</sup>	_	20	150	MHz
CLKOU	т	CLKOUT period jitter <sup>5,6,7,8</sup>	Peak-to-peak (clock edge to clock edge)	f <sub>SYS</sub> Maximum	-500	500	ps
T <sub>JITTER</sub>		Jitter <sup>3,3,7,3</sup>	Long-term jitter (avg. over 2 ms interval)		-6	6	ns
t <sub>ipli</sub>	D	PLL lock time 9, 10		_		200	μs
t <sub>dc</sub>	D	Duty cycle of r	eference		40	60	%
f <sub>LCK</sub>	D	Frequency LO	CK range	—	-6	6	% f <sub>sys</sub>

### Table 19. PLLMRFM electrical specifications<sup>1</sup> ( $V_{DDPLL} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS} = \text{V}_{SSPLL} = 0 \text{ V}, \text{ T}_{A} = \text{T}_{L} \text{ to } \text{T}_{H}$ ) (continued)

Symbo	~!	Parameter	Conditions	Va	Unit		
Symbo	J	Farameter	Conditions	Min	Max	onit	
f <sub>UL</sub>	D	Frequency un-LOCK range	—	-18	18	% f <sub>sys</sub>	
f <sub>CS</sub>	D	Modulation Depth	Center spread	±0.25	±4.0 <sup>11</sup>	0/ f	
f <sub>CS</sub> f <sub>DS</sub>	D		Down Spread	-0.5	-8.0	%f <sub>sys</sub>	
f <sub>MOD</sub>	D	Modulation frequency <sup>12</sup>	_	_	100	kHz	

<sup>1</sup> All values given are initial design targets and subject to change.

- <sup>2</sup> Considering operation with PLL not bypassed.
- <sup>3</sup> Self clocked mode frequency is the frequency that the PLL operates at when the PLL reference frequency falls.
- <sup>4</sup> fscm represents PLL0 VCO frequency in free running (when the PLL reference clock is disconnected).
- <sup>5</sup> This value is determined by the crystal manufacturer and board design.
- <sup>6</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>SYS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V<sub>DDPLL</sub> and V<sub>SSPLL</sub> and variation in crystal oscillator frequency increase the C<sub>JITTER</sub> percentage for a given interval.
- <sup>7</sup> Proper PC board layout procedures must be followed to achieve specifications.
- <sup>8</sup> Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C<sub>JITTER</sub> and either f<sub>CS</sub> or f<sub>DS</sub> (depending on whether center spread or down spread modulation is enabled).
- <sup>9</sup> This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this PLL, load capacitors should not exceed these limits.
- <sup>10</sup> This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- <sup>11</sup> This value is true when operating at frequencies above 60 MHz, otherwise  $f_{CS}$  is 2% (above 64 MHz).
- <sup>12</sup> Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.

# 3.13 16 MHz RC oscillator electrical characteristics

Table 20. 16 MHz RC oscillator electrical characteristics

Symbol		Parameter	Conditions	Min	Тур	Max	Unit
f <sub>RC</sub>	С	RC oscillator frequency	T <sub>A</sub> = 25 °C	8.5	16	24	MHz
$\Delta_{ m RCMVAR}$	Ρ	Fast internal RC oscillator variation in temperature and supply with respect to $f_{RC}$ at $T_A = 55$ °C in high-frequency configuration	_	-5	_	5	%
$\Delta_{ m RCMTRIM}$	Т	Post Trim Accuracy: The variation of the PTF <sup>1</sup> from the 16 MHz oscillator	T <sub>A</sub> = 25 °C	-2	_	2	%

<sup>1</sup> PTF = Post Trimming Frequency: The frequency of the output clock after trimming at typical supply voltage and temperature
# 3.14 Analog-to-Digital Converter (ADC) electrical characteristics

The device provides a 10-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.



Figure 9. ADC characteristics and error definitions

### 3.14.1 Input impedance and ADC accuracy

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; further, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to

be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance:  $C_S$  being substantially a switched capacitance, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with  $C_S$  equal to 3 pF, a resistance of 330 k $\Omega$  is obtained ( $R_{EQ} = 1 / (fc \times C_S)$ , where fc represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on  $C_S$ ) and the sum of  $R_S + R_F + R_L + R_{SW} + R_{AD}$ , the external circuit must be designed to respect the Equation 4:

$$V_A \bullet \frac{R_S + R_F + R_L + R_S W + R_A D}{R_{EO}} < \frac{1}{2} LSB$$
 Eqn. 4

Equation 4 generates a constraint for external network design, in particular on resistive path. Internal switch resistances ( $R_{SW}$  and  $R_{AD}$ ) can be neglected with respect to external resistances.



Figure 10. Input equivalent circuit

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances  $C_F$ ,  $C_{P1}$  and  $C_{P2}$  are initially charged at the source voltage  $V_A$  (refer to the equivalent circuit reported in Figure 10): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).



Figure 11. Transient behavior during sampling phase

In particular two different transient periods can be distinguished:

• A first and quick charge transfer from the internal capacitance  $C_{P1}$  and  $C_{P2}$  to the sampling capacitance  $C_S$  occurs ( $C_S$  is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which  $C_{P2}$  is reported in parallel to  $C_{P1}$  (call  $C_P = C_{P1} + C_{P2}$ ), the two capacitances  $C_P$  and  $C_S$  are in series, and the time constant is

$$\tau_1 = (R_{SW} + R_{AD}) \bullet \frac{C_P \bullet C_S}{C_P + C_S}$$
 Eqn. 5

Equation 5 can again be simplified considering only  $C_S$  as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time  $T_S$  is always much longer than the internal time constant:

$$\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll T_S$$
 Eqn. 6

The charge of  $C_{P1}$  and  $C_{P2}$  is redistributed also on  $C_S$ , determining a new value of the voltage  $V_{A1}$  on the capacitance according to Equation 7:

$$V_{A1} \bullet (C_S + C_{P1} + C_{P2}) = V_A \bullet (C_{P1} + C_{P2})$$
 Eqn. 7

A second charge transfer involves also  $C_F$  (that is typically bigger than the on-chip capacitance) through the resistance  $R_L$ : again considering the worst case in which  $C_{P2}$  and  $C_S$  were in parallel to  $C_{P1}$  (since the time constant in reality would be faster), the time constant is:

$$\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$
 Eqn. 8

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time  $T_S$ , a constraints on  $R_L$  sizing is obtained:

$$10 \bullet \tau_2 = 10 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < T_S$$
 Eqn. 9

Of course,  $R_L$  shall be sized also according to the current limitation constraints, in combination with  $R_S$  (source impedance) and  $R_F$  (filter resistance). Being  $C_F$  definitively bigger than  $C_{P1}$ ,  $C_{P2}$  and  $C_S$ , then the final voltage  $V_{A2}$  (at the end of the charge transfer transient) will be much higher than  $V_{A1}$ . Equation 10 must be respected (charge balance assuming now  $C_S$  already charged at  $V_{A1}$ ):

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$
 Eqn. 10

The two transients above are not influenced by the voltage source that, due to the presence of the  $R_FC_F$  filter, is not able to provide the extra charge to compensate the voltage drop on  $C_S$  with respect to the ideal source  $V_A$ ; the time constant  $R_FC_F$  of the filter is very high with respect to the sampling time ( $T_S$ ). The filter is typically designed to act as anti-aliasing.



Figure 12. Spectral representation of input signal

Calling  $f_0$  the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter,  $f_F$ ), according to the Nyquist theorem the conversion rate  $f_C$  must be at least  $2f_0$ ; it means that the constant time of the filter is greater than or at least equal to twice the conversion period ( $T_C$ ). Again the conversion period  $T_C$  is longer than the sampling time  $T_S$ , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter  $R_FC_F$  is definitively much higher than the sampling time  $T_S$ , so the charge level on  $C_S$  cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on  $C_S$ ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on  $C_S$ :

$$\frac{V_A}{V_{A2}} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$
 Eqn. 11

From this formula, in the worst case (when  $V_A$  is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on  $C_F$  value:

$$C_{\rm F} > 2048 \bullet C_{\rm S}$$
 Eqn. 12

# 3.14.2 ADC conversion characteristics

Table 21. ADC conversion characteristics

Symbo	<b>.</b>	Devemeter	Conditions <sup>1</sup>		Value		Unit
Symbo	וכ	Parameter	Conditions	Min	Тур	Max	
<sup>f</sup> ск	SR	ADC clock frequency (depends on ADC configuration) (The duty cycle depends on ADCCIk <sup>2</sup> frequency)	_	1	_	64	MHz
f <sub>s</sub>	SR	Sampling frequency	_	—	—	1.53	MHz
t <sub>ADC_S</sub>	D	Sample time <sup>3</sup>	f <sub>ADC</sub> = 20 MHz, ADC_conf_sample_input = 17	500			ns
ADC_S			f <sub>ADC</sub> = 9 MHz, INPSAMP = 255	—	—	28.2	μs
t <sub>ADC_C</sub>	Ρ	Conversion time <sup>4</sup>	f <sub>ADC</sub> = 20 MHz <sup>5</sup> , ADC_conf_comp = 3	500	_	_	ns
C <sub>S</sub> <sup>6</sup>	D	ADC input sampling capacitance	_	_	_	2.5	pF
C <sub>P1</sub> <sup>6</sup>	D	ADC input pin capacitance 1	—	—	—	0.8 <sup>7</sup>	pF
C <sub>P2</sub> <sup>6</sup>	D	ADC input pin capacitance 2	—	_	—	1	pF
R <sub>SW1</sub> <sup>6</sup>	D	Internal resistance of analog source	—	_	_	0.6	kΩ
R <sub>AD</sub> <sup>6</sup>	D	Internal resistance of analog source	_	_	_	2	kΩ
I <sub>INJ</sub>	т	Input current injection	Current injection on one ADC input, different from the converted one. Remains within TUE specification	-5	_	5	mA
INL	Р	Integral Non Linearity	No overload	-1.5	—	1.5	LSB
DNL	Р	Differential Non Linearity	No overload	-1.0	—	1.0	LSB
OFS	Т	Offset error	—	_	±1	—	LSB
GNE	Т	Gain error	—		±1	—	LSB
TUE	Р	Total unadjusted error without current injection	-	-3	_	3	LSB
TUE	т	Total unadjusted error with current injection	—	-3	_	3	LSB
TUE	Ρ	Total unadjusted error	—	-3	—	3	LSB
		Total Unadjusted Error for	No overload	-2	-	2	LSB
TUEP	CC	precise channels, input only pins	overload conditions on adjacent channel	_	_	_	LSB
		Total Unadjusted Error for	No overload	-3	—	3	LSB
TUEX	СС	extended channel,	overload conditions on adjacent channel	_			LSB

- <sup>1</sup>  $V_{DD}$  = 3.3 V to 3.6 V,  $T_A$  = -40 to +125 °C, unless otherwise specified and analog input voltage from  $V_{AGND}$  to  $V_{AREF}$
- <sup>2</sup> ADCClk clock is always half of the ADC module input clock defined via the auxiliary clock divider for the ADC.
- <sup>3</sup> During the sample time the input capacitance CS can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_{ADC_S}$ . After the end of the sample time  $t_{ADC_S}$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock  $t_{ADC_S}$  depend on programming.
- <sup>4</sup> This parameter does not include the sample time t<sub>ADC\_S</sub>, but only the time for determining the digital result and the time to load the result register with the conversion result.
- <sup>5</sup> 20 MHz ADC clock. Specific prescaler is programmed on MC\_PLL\_CLK to provide 20 MHz clock to the ADC.
- <sup>6</sup> See Figure 10.
- <sup>7</sup> Does not include packaging and bonding capacitances

# **3.15** Temperature sensor electrical characteristics

Symbo		с	Parameter	Conditions	Value		Unit	
Symbo	,,	C	Farameter	Conditions	min	typical	max	onic
_	сс	С	Temperature monitoring range	_	-40	_	150	°C
	CC	С	Sensitivity	—		5.14		mV/°C
—	CC	С	Accuracy	$T_J = -40$ to 25 °C	-10	—	10	°C
_	CC	С		T <sub>J</sub> = −25 to 125 °C	-10	—	10	°C

Table 22. Temperature sensor electrical characteristics

# 3.16 Flash memory electrical characteristics

#### Table 23. Code flash program and erase specifications<sup>1</sup>

Symbol	Parameter	Min Value	Typical Value <sup>2</sup> (0 Cycles)	Initial Max <sup>3</sup> (100 Cycles)	Max <sup>4</sup> (100000 Cycles)	Unit
T <sub>DWPRG</sub>	Double Word Program <sup>5</sup>	_	22	50	500	μs
T <sub>BKPRG</sub>	Bank Program (512 KB) <sup>5, 6</sup>	_	1.45	1.65	33	S
T <sub>ER8K</sub>	Sector Erase (8KB)	_	0.2	0.4	5.0	S
T <sub>ER16K</sub>	Sector Erase (16KB)	—	0.3	0.5	5.0	S
T <sub>ER32K</sub>	Sector Erase (32KB)	_	0.3	0.6	5.0	S
T <sub>ER64K</sub>	Sector Erase (64KB)	_	0.6	0.9	5.0	S
T <sub>ER128K</sub>	Sector Erase (128KB)	—	0.8	1.3	7.5	S
T <sub>ER512K</sub>	Bank Erase (512KB)	_	4.8	7.6	55	S
T <sub>PABT</sub>	Program Abort Latency	_	_	10	10	μs
T <sub>EABT</sub>	Erase Abort Latency	—	_	30	30	μs

Symbol	Parameter	Min Value	Typical Value <sup>2</sup> (0 Cycles)	Initial Max <sup>3</sup> (100 Cycles)	Max <sup>4</sup> (100000 Cycles)	Unit
T <sub>EABT</sub>	Erase Suspend Latency	_	_	30	30	μs
T <sub>EABT</sub>	Erase Suspend Request Rate	10	_	—	—	ms
NER	Endurance (8KB, 16KB sectors) Endurance (32KB, 64KB sectors) Endurance (128KB sectors)	100 10 1	_	_	_	Kcycles
T <sub>DR</sub>	Data Retention at 1K cycles Data Retention at 10K cycles Data Retention at 100K cycles	20 10 5		_	_	Years

#### Table 23. Code flash program and erase specifications<sup>1</sup>

<sup>1</sup> TBC = To be confirmed

<sup>2</sup> Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

<sup>3</sup> Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

<sup>4</sup> The maximum program & erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

<sup>5</sup> Actual hardware programming times. This does not include software overhead.

<sup>6</sup> Typical Bank programming time assumes that all cells are programmed in a single pulse. In reality some cells will require more than one pulse, adding a small overhead to total bank programming time (see Initial Max column).

Symbol	Parameter	Min Value	Typical Value <sup>2</sup> (0 Cycles)	Initial Max <sup>3</sup> (100 Cycles)	Max <sup>4</sup> (100000 Cycles)	Unit
T <sub>DWPRG</sub>	Word Program <sup>5</sup>	_	30	TBC	TBC	μs
T <sub>BKPRG</sub>	Bank Program (64 KB) <sup>5, 6</sup>	—	0.49	TBC	TBC	S
T <sub>ER16K</sub>	Sector Erase (16KB)	—	0.7	TBC	TBC	S
T <sub>ER512K</sub>	Bank Erase (64KB)	—	1.9	TBC	TBC	S
T <sub>PABT</sub>	Program Abort Latency	—	—	12	12	μs
T <sub>EABT</sub>	Erase Abort Latency	—	_	30	30	μs
T <sub>EABT</sub>	Erase Suspend Latency	—	—	30	30	μs
T <sub>EABT</sub>	Erase Suspend Request Rate	10	—	_	_	ms
NER	Endurance (16KB sectors)	100	_	_	_	K cycles
T <sub>DR</sub>	Data Retention at 1K cycles Data Retention at 10K cycles Data Retention at 100K cycles	20 10 1	_	_	_	Years @85C

### Table 24. Data flash program and erase specifications<sup>1</sup>

<sup>1</sup> TBC = To be confirmed

<sup>2</sup> Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

- <sup>3</sup> Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.
- <sup>4</sup> The maximum program & erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
- <sup>5</sup> Actual hardware programming times. This does not include software overhead.
- <sup>6</sup> Typical Bank programming time assumes that all cells are programmed in a single pulse. In reality some cells will require more than one pulse, adding a small overhead to total bank programming time (see Initial Max column).

Symbol	С	Parameter	Conditions <sup>1</sup>	Max	Unit
Fmax	с	Maximum working frequency for Code Flash at given number of WS in worst conditions	2 wait states	66	MHz
That	Ŭ	given number of WS in worst conditions	0 wait states	18	
Fmax	С	Maximum working frequency for Data Flash at given number of WS in worst conditions	8 wait states	66	MHz

Table 25. Flash read access timing

 $^1~$  VDD\_HV = 3.3 V  $\pm$  10%, TA = –40 to 125 °C, unless otherwise specified

## 3.17 NMI filter functional specification

#### Table 26. NMI filter functional specification

Pulse Width	Value	Units
Maximum pulse width that is rejected	40	ns
Minimum pulse width that is accepted	205	ns

The pulses shorter than "Maximum pulse width that is rejected" are blocked. The Pulses wider than "Minimum pulse width that is passed" are allowed. When the pulses lengths are between they may be blocked or passed. This is due to tolerance of analog circuit.

## 3.18 AC specifications

### 3.18.1 Pad AC specifications

Table 27 gives the AC electrical characteristics at 3.3 V (3.0 V  $\leq$  V<sub>DD HV IO</sub>  $\leq$  3.6 V) operation.

Pad	Symbol	Parameter	Load drive		Rise/Fall <sup>1</sup> (ns)		Unit
			(pF)	Min	Тур	Max	
		Dropogation dolou from	25	3	—	40	ns
	Tswitchon	Propagation delay from vdd/2 of internal signal	50	3	—	40	ns
	TSWITCHOT	to Pchannel / Nchannel switch on condition	100	3	—	40	ns
		Switch on conductor	200	3	—	yp     Max       40       40       40       40       40       40       40       75       75       100       2       2       2       2       2       2       100       2       2       100       2       2       100       2       100       2       100       2       12       15       15       15       15       15       15       15       15       15       15       15       70	ns
			25	4	—	40	ns
	tr/tf	Slope at rising/falling	50	6	_	50	ns
Slow		edge	100	10	—	75	ns
Slow			200	14	—	(ns)         Max           Typ         Max	ns
			25	—	—		MHz
	Free	Frequency of	50	—	—	2	MHz
	Freq	Operation	100	—	—	2	MHz
			200	—	—	2	MHz
	Current Slew	Slew rate at rising edge of current	25	0.01	—	2	mA/ns
			50	0.01	—	2	mA/ns
			100	0.01	—	2	mA/ns
			200	0.01	—	2	mA/ns
		Propagation delay from vdd/2 of internal signal to Pchannel / Nchannel	25	1	—	15	ns
			50	1	_	15	ns
	Tswitchon		100	1	—	15	ns
		switch on condition	200	1	—	Max         40         40         40         40         40         40         40         40         40         40         40         40         20         2         2         2         2         2         2         2         2         2         2         2         15         15         15         15         15         15         15         15         15         15         15         15         15         15         15         15         16         70         40         20         13         7         7         7	ns
			25	2	_	12	ns
	tr/tf	Slope at rising/falling	50	4	—	25	ns
		edge	100	8	—	40         ns           50         ns           75         ns           100         ns           4         MH           2         MH           2         MH           2         MA/I           2         mA/I           2         mA/I           2         mA/I           2         mA/I           2         mA/I           15         ns           15         ns           15         ns           15         ns           15         ns           12         ns           40         MH           20         MH           20         MH           13         MH           7         mA/I           7         mA/I           7         mA/I	ns
Medium			200	14	—		ns
			25		—	40	MHz
		Frequency	50		—	20	MHz
	Freq	of Operation	100	—		13	MHz
			200		—	7	MHz
			25	2.5	—	7	mA/ns
	Current	Slew rate at rising edge	50	2.5		7	mA/ns
	Slew	of current	100	2.5		7	mA/ns
			200	2.5	_	7	mA/ns

Pad	Symbol	Parameter	Load drive		Rise/Fall <sup>1</sup> (ns)		Unit
			(pF)	Min	Тур	Max	
		Dronggetion dolou from	25	1	—	6	ns
	Tswitchon	Propagation delay from - vdd/2 of internal signal	50	1	—	6	ns
	TSWILCHOT	to Pchannel / Nchannel switch on condition	100	1	—	6	ns
		Switch on condition	200	1	_	6	ns
			25	1	—	Max         6       r         6       r         6       r         6       r         6       r         6       r         7       r         12       r         12       r         12       r         55       M         40       M/         40       m/         40       m/         40       m/         40       m/         40       m/         5       r         12       r         11       r	ns
	tr/tf	Slope at rising/falling	50	1.5	—	7	ns
		edge	100	3	_	12	ns
Fast			200	5	—	18	ns
			25	—	—	72	MHz
	Freq	Frequency of	50	—	_	55	MHz
	печ	Operation	100	—	—	40	MHz
			200	—	—	25	MHz
			25	3	—	40	mA/ns
	Current	Slew rate at rising edge	50	3	—	40	mA/ns
	Slew	of current	100	3	—	40	mA/ns
			200	3	—	40	mA/ns
	Tswitchon	Propagation delay from vdd/2 of internal signal to Pchannel / Nchannel switch on condition	25	1	_	8	ns
	tr/tf	Slope at rising/falling edge	25	1	_	5	ns
Symmetric	TRise/TFall	Delay at rising/falling edge	25	3	_	12	ns
	ITRise - TFall	Delay between rising and falling edge	25	0.05	_	1	ns
	Freq	Frequency of Operation	25	_	_	50	MHz
	Current Slew	Slew rate at rising edge of current	25	3	_	25	mA/ns

<sup>1</sup> Slope at rising/falling edge



Figure 13. Pad output delay

# 3.19 AC timing characteristics

# 3.19.1 Generic timing diagrams

The generic timing diagrams in Figure 14 and Figure 15 apply to all I/O pins with pad types fast, slow and medium. See Section 2.2, "Signal descriptions" for the pad type for each pin.



Figure 14. Generic output delay/hold timing



Figure 15. Generic Input setup/hold timing

# 3.19.2 **RESET** pin characteristics

The MPC5604E implements a dedicated bidirectional RESET pin.









Symbo	al	с	Parameter	Conditions <sup>1</sup>		Value <sup>2</sup>		Unit
Symb		C	Farameter	Conditions	Min Typ Max		Max	
V <sub>IH</sub>	SR	Ρ	Input High Level CMOS (Schmitt Trigger)	_	$0.65 V_{DD}$	_	V <sub>DD</sub> +0.4	v
V <sub>IL</sub>	SR	Ρ	Input low Level CMOS (Schmitt Trigger)	_	-0.4	_	0.35V <sub>DD</sub>	v
V <sub>HYS</sub>	сс	С	Input hysteresis CMOS (Schmitt Trigger)	_	0.1V <sub>DD</sub>	_	_	v
V <sub>OL</sub>	СС	Ρ	Output low level	Push Pull, I <sub>OL</sub> = 3 mA,		_	0.1V <sub>DD</sub>	V
			Output transition time output pin <sup>3</sup>	C <sub>L</sub> = 25 pF, V <sub>DD</sub> = 3.3 V ± 10%	_	_	12	
T <sub>tr</sub>	сс		MEDIUM configuration	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 3.3 V ± 10%	_	_	25	ns
				C <sub>L</sub> = 100 pF, V <sub>DD</sub> = 3.3 V ± 10%	_	_	40	
W <sub>FRST</sub>	SR	Ρ	RESET input filtered pulse	_	_	_	40	ns
W <sub>NFRST</sub>	SR	Ρ	RESET input not filtered pulse	_	500	_	_	ns
ll <sub>WPU</sub> l	сс	Ρ	Weak pull-up current absolute value	V <sub>DD</sub> = 3.3 V ± 10%	10	_	150	μA

### Table 28. RESET electrical characteristics

<sup>1</sup>  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to 125 °C, unless otherwise specified <sup>2</sup> All values need to be confirmed during device validation.

<sup>3</sup> C<sub>L</sub> includes device and package capacitance ( $C_{PKG} < 5 \text{ pF}$ ).

#### 3.19.3 Nexus and JTAG timing

### Table 29. Nexus debug port timing<sup>1</sup>

No.	Symbo	Symbol C Parameter Value		Value		Unit		
110.	Jynnov	51	Ŭ	i arameter	Min	Тур	Max	
1	t <sub>MCYC</sub>	CC	D	MCKO Cycle Time	2	_	8	t <sub>CYC</sub>
2A	t <sub>MCYCP</sub>	CC	D	MCKO cycle period	15	_	_	ns
2B	t <sub>MDC</sub>	сс	D	MCKO duty cycle	48	—	52	%
3	t <sub>MDOV</sub>	CC	D	MCKO low to MDO data valid <sup>2</sup>	-0.1	_	0.22	t <sub>MCYC</sub>
4	t <sub>MSEOV</sub>	CC	D	MCKO low to MSEO data valid <sup>2</sup>	-0.1	_	0.22	t <sub>MCYC</sub>
5	t <sub>EVTOV</sub>	CC	D	MCKO low to $\overline{\text{EVTO}}$ data valid <sup>2</sup>	-0.1		0.22	t <sub>MCYC</sub>
6	t <sub>TCYC</sub>	CC	D	TCK cycle time	50			ns
7	t <sub>TDC</sub>	CC	D	TCK Duty Cycle	40		60	%

No. Symbol		ol	с	Parameter		Value		Unit
110.	Symbo	01	C	Falametei	Min	Тур	Max	
8	t <sub>NTDIS</sub>	CC	D	TDI data setup time	0.2	_	_	t <sub>TCYC</sub>
0	t <sub>NTMSS</sub>	CC	D	TMS data setup time	0.2	_	_	t <sub>TCYC</sub>
9	t <sub>NTDIH</sub>	CC	D	TDI data hold time	0.1	—	_	t <sub>TCYC</sub>
5	t <sub>NTMSH</sub>	CC	D	TMS data hold time	0.1	_	_	t <sub>TCYC</sub>
10	t <sub>TDOV</sub>	CC	D	TCK low to TDO data valid	—	—	25	ns
11	t <sub>TDOV</sub>	CC	D	TCK low to TDO data invalid	0.1	_	_	t <sub>TCYC</sub>

Table 29. Nexus debug port timing	<sup>1</sup> (continued)
-----------------------------------	--------------------------

<sup>1</sup> All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal.

<sup>2</sup> MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.



Figure 18. Nexus output timing



Figure 19. Nexus event trigger and test clock timings



Figure 20. Nexus TDI, TMS, TDO Timing

### 3.19.4 GPIO timing

The GPIO specifications for setup time and output valid relative to CLKOUT are the same for all pins on the device regardless of the primary pin function.

### Table 30. GPIO Timing

No.	Symbol	Characteristic	Min.	Max.	Unit
1	t <sub>READ</sub>	GPIO Read Time	5	—	t <sub>CYC</sub>
2	t <sub>WRITE</sub>	GPIO Write Time	6	_	t <sub>CYC</sub>

# 3.19.5 External interrupt timing (IRQ pin)

Table 31. External interrupt timing<sup>1</sup>

No.	Symb	ol	С	Parameter	Conditions	Min	Max	Unit
1	t <sub>IPWL</sub>	CC	D	IRQ pulse width low	—	4	—	t <sub>CYC</sub>
2	t <sub>IPWH</sub>	CC	D	IRQ pulse width high	_	4	—	t <sub>CYC</sub>
3	t <sub>ICYC</sub>	CC	D	IRQ edge to edge time <sup>2</sup>	—	4+N <sup>3</sup>	—	t <sub>CYC</sub>

<sup>1</sup> IRQ timing specified at  $f_{SYS} = 64$  MHz and  $V_{DD_{-HV_{-IOX}}} = 3.0$  V,  $T_A = T_L$  to  $T_H$ , and CL = 200 pF with SRC = 0b00.

 $^2$  Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

 $^{3}$  N = ISR time to clear the flag



Figure 21. External interrupt timing

### 3.19.6 FlexCAN timing

### Table 32. FlexCAN timing<sup>1</sup>

Num	Characteristic	Symbol	Min. Value	Max. Value	Unit
1	CTNX Output Valid after CLKOUT Rising Edge (Output Delay)	t <sub>CANOV</sub>	—	26.0	ns
2	CNRX Input Valid to CLKOUT Rising Edge (Setup Time)	t <sub>CANSU</sub>	_	9.8	ns

<sup>1</sup> FlexCAN timing specified at  $f_{SYS}$  = 64 MHz, VDD = 1.35 V to 1.65 V, VDDEH = 3.0 V to 5.5 V, VRC33 and VDDPLL = 3.0 V to 3.6 V, T<sub>A</sub> = TL to TH, and CL = 50 pF with SRC = 0b00.

### 3.19.7 LINFlex timing

Minimum design target for interface frequency is 2 MBit/s.

# 3.19.8 DSPI timing

No.	Sym	bol	С	Parameter	Conditions	Min	Max	Unit
					Master (MTFE = 0)	62.5	_	
1	t <sub>SCK</sub>	СС	D	DSPI cycle time	Slave (MTFE = 0)	128		ns
					Master (MTFE = 1,CPHA=1)	31.25	_	
2	t <sub>CSC</sub>	CC	D	CS to SCK delay	_	16		ns
3	t <sub>ASC</sub>	CC	D	After SCK delay	—	16	_	ns
4	t <sub>SDC</sub>	CC	D	SCK duty cycle	_	0.4 * t <sub>SCK</sub>	0.6 * t <sub>SCK</sub>	ns
5	t <sub>A</sub>	CC	D	Slave access time	SS active to SOUT valid	—	40	ns
6	t <sub>DIS</sub>	СС	D	Slave SOUT disable time	SS inactive to SOUT High-Z or invalid	_	10	ns
7	t <sub>PCSC</sub>	CC	D	PCSx to PCSS time	_	13	_	ns
8	t <sub>PASC</sub>	CC	D	PCSS to PCSx time	—	13	-	ns
					Master (MTFE = 0)	12	_	
0		СС	Р	Data actus tima far inputa	Slave	2		
9	t <sub>SUI</sub>	CC	D	Data setup time for inputs	Master (MTFE = 1, CPHA = 0)	N	Α <sup>1</sup>	ns
					Master (MTFE = 1, CPHA = 1)	12	_	
					Master (MTFE = 0)	-5	_	
10	÷	СС	D	Data hold time for inputs	Slave	4	_	20
10	t <sub>HI</sub>	00	D		Master (MTFE = 1, CPHA = 0)	N	A <sup>1</sup>	ns
					Master (MTFE = 1, CPHA = 1)	-5	_	
					Master (MTFE = 0)	—	4	
11	+	СС	D	Data valid (after SCK edge)	Slave	—	33	20
	t <sub>SUO</sub>	00	D	Data valiu (alter SCK euge)	Master (MTFE = 1, CPHA = 0)	N	A <sup>1</sup>	ns
					Master (MTFE = 1, CPHA = 1)	_	11	
					Master (MTFE = 0)	-2	_	
12	÷	СС	П	Data hald time for outpute	Slave	6	_	-
12	t <sub>HO</sub>	00	D	Data hold time for outputs	Master (MTFE = 1, CPHA = 0)	N	A <sup>1</sup>	ns
					Master (MTFE = 1, CPHA = 1)	-2	—	

Table 33. DSPI timing

<sup>1</sup> This mode is not feasible at 32 MHz.









Figure 24. DSPI classic SPI timing — Slave, CPHA = 0



Figure 25. DSPI classic SPI timing — Slave, CPHA = 1



Figure 26. DSPI modified transfer format timing — Master, CPHA = 0





Figure 28. DSPI modified transfer format timing — Slave, CPHA = 0



Figure 29. DSPI modified transfer format timing — Slave, CPHA = 1



Figure 30. DSPI PCS Strobe (PCSS) timing

### 3.19.9 Video interface timing

Table 34 details the MPC5604E's video encoder block's pixel input clocking requirement.

No.	Parameter	Min	Max	Unit
1	PDI Clock Period	10	_	ns
2	PDI Clock Duty Cycle	50	50	%
3	Input setup time	2	_	ns
4	Input Hold Time	2	_	ns
5	Input Pixel Clock Slew Rate	_	2	ns

#### Table 34. Input pixel clock characteristics



Figure 31. Video interface timing

# 3.19.10 Fast ethernet interface

MII signals use CMOS signal levels compatible with devices operating at either 5.0 V or 3.3 V. Signals are not TTL compatible. They follow the CMOS electrical characteristics.

### 3.19.10.1 MII receive signal timing (RXD[3:0], RX\_DV, RX\_ER, and RX\_CLK)

The receiver functions correctly up to a  $RX_CLK$  maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the  $RX_CLK$  frequency.

No.	Parameter	Min	Мах	Unit
1	Rx Clock Period	40	_	ns
2	RXD[3:0], RX_DV, RX_ER to RX_CLK setup	5	_	ns
3	RX_CLK to RXD[3:0], RX_DV, RX_ER hold	5	_	ns
4	Rx Clock Duty Cycle	40	60	%

Table 35. MII receive signal timing



Figure 32. MII receive signal timing diagram

### 3.19.10.2 MII transmit signal timing (TXD[3:0], TX\_EN, TX\_ER, TX\_CLK)

The transmitter functions correctly up to a TX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the system clock frequency must exceed four times the TX\_CLK frequency.

The transmit outputs (TXD[3:0], TX\_EN, TX\_ER) can be programmed to transition from either the rising or falling edge of TX\_CLK, and the timing is the same in either case. This options allows the use of non-compliant MII PHYs.

Refer to the Ethernet chapter for details of this option and how to enable it.

Table 36. N	III transmit	signal	timing <sup>1</sup>
-------------	--------------	--------	---------------------

No.	Parameter	Min	Max	Unit
5	TX Clock Period	40	-	ns
6	TX_CLK to TXD[3:0], TX_EN, TX_ER invalid	5	_	ns
7	TX_CLK to TXD[3:0], TX_EN, TX_ER valid	_	25	ns
8	TX Clock Duty Cycle	40	60	%

Output pads configured with SRC = 0b11.



Figure 33. MII transmit signal timing diagram

### 3.19.10.3 MII async inputs signal timing (CRS and COL)

### Table 37. MII async inputs signal timing<sup>1</sup>

No.	Parameter	Min	Max	Unit
9	CRS, COL minimum pulse width	1.5		TX_CLK period

<sup>1</sup> Output pads configured with SRC = 0b11.



Figure 34. MII async inputs timing diagram

### 3.19.10.4 MII serial management channel timing (MDIO and MDC)

The FEC functions correctly with a maximum MDC frequency of 5 MHz.

Table 38. MII serial management channel timing (MDIO and MDC)

No.	Parameter	Min	Мах	Unit
1	MDIO Input delay setup	28	_	ns
2	MDIO Input delay hold	0	_	ns
3	MDIO Output delay valid	—	25	ns
4	MDIO Output delay Invalid	0	_	ns
5	MDC clock period	100	_	ns
6	MDC Duty Cycle	40	60	%

# 3.19.11 I<sup>2</sup>C timing

No	No. Symbol		Parameter	Value		Unit
110.	Cymbol		Falanielei		Max	onit
1	_	D	Start condition hold time	2	—	IP bus cycle <sup>1</sup>
2		D	Clock low time	8		IP bus cycle <sup>1</sup>
4		D	Data hold time	0.0		ns
6	_	D	Clock high time	4	—	IP bus cycle <sup>1</sup>
7	_	D	Data setup time	0.0		ns
8		D	Start condition setup time (for repeated start condition only)	2		IP bus cycle <sup>1</sup>
9		D	Stop condition setup time	2		IP bus cycle <sup>1</sup>

### Table 39. I<sup>2</sup>C SCL and SDA input timing specifications

<sup>1</sup> Inter Peripheral Clock is the clock at which the I<sup>2</sup>C peripheral is working in the device. It is equal to the system clock (Sys\_clk).

No	No. Symbol		Parameter	Value		Unit
110.	Cymbol	Farameter		Min	Max	onit
1 <sup>1</sup>		D	Start condition hold time	6		IP bus cycle <sup>2</sup>
2 <sup>1</sup>		D	Clock low time	10	—	IP bus cycle <sup>1</sup>
3 <sup>3</sup>	_	D	SCL/SDA rise time	—	99.6	ns
4 <sup>1</sup>		D	Data hold time	7	—	IP bus cycle <sup>1</sup>
5 <sup>1</sup>		D	SCL/SDA fall time	—	99.5	ns
6 <sup>1</sup>		D	Clock high time	10	—	IP bus cycle <sup>1</sup>
7 <sup>1</sup>	_	D	Data setup time	2	_	IP bus cycle <sup>1</sup>
8 <sup>1</sup>		D	Start condition setup time (for repeated start condition only)	20		IP bus cycle <sup>1</sup>
9 <sup>1</sup>		D	Stop condition setup time	10	_	IP bus cycle <sup>1</sup>

### Table 40. I<sup>2</sup>C SCL and SDA output timing specifications

<sup>1</sup> Programming IBFD (I<sup>2</sup>C bus Frequency Divider) with the maximum frequency results in the minimum output timings listed. The I<sup>2</sup>C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the prescale and division values programmed in IFDR.

<sup>2</sup> Inter Peripheral Clock is the clock at which the  $I^2C$  peripheral is working in the device.

<sup>3</sup> Because SCL and SDA are open-drain-type outputs, which the processor can only actively drive low, the time SCL or SDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.



Figure 35. I<sup>2</sup>C input/output timing

# 3.19.12 SAI timing

All timing requirements are specified relative to the clock period or to the minimum allowed clock period of a device.

No.	Parameter	Va	ue	Unit
NO.	Farameter	Min	Max	Onit
	Operating voltage	2.7	3.6	V
S1	SAI_MCLK cycle time	31.25	—	ns
S2	SAI_MCLK pulse width high/low	45%	55%	MCLK period
S3	SAI_BCLK cycle time	62.5	—	ns
S4	SAI_BCLK pulse width high/low	45%	55%	BCLK period
S5	SAI_BCLK to SAI_FS output valid	—	15	ns
S6	SAI_BCLK to SAI_FS output invalid	0		ns
S7	SAI_BCLK to SAI_TXD valid	—	15	ns
S8	SAI_BCLK to SAI_TXD invalid	0		ns
S9	SAI_RXD/SAI_FS input setup before SAI_BCLK	28		ns
S10	SAI_RXD/SAI_FS input hold after SAI_BCLK	0	—	ns

### Table 41. Master Mode SAI Timing



### Figure 36. SAI timing master modes

Table 42. Slave Mode SAI Timing
---------------------------------

No.	Parameter	Va	lue	Unit
NO.	Falameter	Min	Max	Onit
	Operating voltage	2.7	3.6	V
S11	SAI_BCLK cycle time (input)	80	_	ns
S12	SAI_BCLK pulse width high/low (input)	45%	55%	BCLK period
S13	SAI_FS input setup before SAI_BCLK	10	—	ns
S14	SAI_FS input hold after SAI_BCLK	2	—	ns
S15	SAI_BCLK to SAI_TXD/SAI_FS output valid		28	ns
S16	SAI_BCLK to SAI_TXD/SAI_FS output invalid	0	—	ns
S17	SAI_RXD setup before SAI_BCLK	10	—	ns
S18	SAI_RXD hold after SAI_BCLK	2	—	ns





# 4 Package mechanical data

4.1 100 LQFP mechanical outline drawing



Figure 38. 100 LQFP package mechanical drawing (part 1)



Figure 39. 100 LQFP package mechanical drawing (part 2)

Treescale"	MECHANICAL OUTLINES		DOCUMENT NO: 98ASS23308		
semiconductor	DICTIONARY	PAGE:	983		
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED RECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS RE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE THIS DRAWING	REV:	Н		
NOTES:					
1. ALL DIMENSIONS ARE IN MILL	IMETERS.				
2. INTERPRET DIMENSIONS AND	TOLERANCES PER ASME Y14.5M-1	994.			
3 datums b, c and d to be	DETERMINED AT DATUM PLANE H.				
4. THE TOP PACKAGE BODY SIZ BY A MAXIMUM OF 0.1 MM.	E MAY BE SMALLER THAN THE BO	ОТТОМ РА	ACKAGE SIZE		
	MOLD PROTRUSIONS. THE MAXIM R SIDE. THE DIMENSIONS ARE MA MOLD MISMATCH.				
	E DAM BAR PROTRUSION. PROTRU EXCEED 0.35. MINIMUM SPACE BE ALL BE 0.07 MM.				
7. dimensions are determined	AT THE SEATING PLANE, DATUM	A.			
	P CASE NUMBER:	983–02			
TITLE: 100 LEAD LQF 14 X 14, 0.5 PITCH, 1					

### Figure 40. 100 LQFP package mechanical drawing (part 3)

# 4.2 64 LQFP mechanical outline drawing



Figure 41. 64 LQFP package mechanical drawing (part 1)



Figure 42. 64LQFP package mechanical drawing (part 2)

	MECHANICAL	OUTLINES	DOCUME	NT NO: 98A	SS23234W
	DICTI		PAGE:	840	F
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED	DO NOT SCALE	THIS DRAWING	REV:	E	
<ul> <li>FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.</li> <li>ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED</li> </ul>	DO NOT SCALE LLIMETERS. ERANCING PER BE DETERMINE ERMINED AT SE NOT INCLUDE D CAUSE THE LE AT MAXIMUM M RADIUS OR TH ENT LEAD SHAL NOT INCLUDE M THIS DIMENSI MOLD MISMATCH CORNER IS OPT PLY TO THE FLA	THIS DRAWING ASME Y14.5M-19 D AT DATUM PLA ATING PLANE C. AMBAR PROTRUSI AD WIDTH TO EX ATERIAL CONDIT E FOOT. MINIMU L NOT BE LESS OLD PROTRUSION ON IS MAXIMUM IONAL. T SECTION OF T	REV: REV: ANE H. ION. ALI CEED TH TION. D/ JM SPACE THAN O. N. ALLOW/ PLASTIC	E E E E E E E E E E E E E E E E E E E	MBAR IMIT IOT BE
TITLE: 64LD LQFP, 10 X 10 X 1.4 0.5 PITCH, CASE (		CASE NUMBER: 8 STANDARD: JEDE PACKAGE CODE:	EC MS-02	26 BCD SHEET:	3

Figure 43. 64LQFP package mechanical drawing (part 3)

# 5 Ordering information



#### Figure 44. Commercial product code structure

Table 43. Orderable	part number	summary
---------------------	-------------	---------

Part number <sup>1</sup>	Flash/SRAM	Package	Speed	Key Features
SPC5604EEF2MLH and SPC5604EEF2MLHR	512K / 96K	64 LQFP	64 MHz	SAI + ENET + MJPEG
SPC5603EEF2MLH and SPC5603EEF2MLHR	5121(7 501		04 101112	SAI + ENET

All packaged devices are PPC, rather than MPC or SPC, until product qualifications are complete. The unpackaged device prefix is PCC, rather than SCC, until product qualification is complete.

1

# 6 Document revision history

Revision	Date	Substantive changes
1	15 Feb 2011	Initial Release
2	13 June 2011	<ul> <li>In the Recommended operating conditions table, changed the external supply voltage changed from 1.14 V to 1.15 V</li> <li>Added a footnote in the Device Summary table</li> <li>Changed the description of VDD_HV_S_BALLAST0 in the Supply pins table</li> </ul>
3	1 Nov 2011	<ul> <li>Editorial changes and improvements</li> <li>In the Low voltage monitor electrical characteristics table, changed the marking of V<sub>PORUP</sub> from P to D</li> <li>In the DC electrical characteristics table, changed the I<sub>OL</sub> of the Medium, low level output voltage to 2 mA. From the same table, removed V<sub>OL_SYM</sub> and V<sub>OH_SYM</sub>. Revised the I<sub>PU</sub> and I<sub>PD</sub></li> <li>In the Main oscillator electrical characteristics table, changed the minimum value of transconductance to 4 mA/V</li> <li>In the 16 MHz RC oscillator electrical characteristics table, changed the marking of f<sub>RC</sub> from P to C and revised its minimum and value.</li> <li>In the ADC conversion characteristics table, changed the minimum and maximum value of TUE from TBD to -3 and 3</li> <li>In the Pin muxing table, C5 port ABS[2] assignment changed from SIUL to MC_RGM</li> <li>IRevised the 64-pin and 100-pin package pinouts and added a footnote.</li> <li>In the Supply pins table, revised the description of ADC0 pins</li> <li>In the Supply pins table, clarified the peripherals in the following port pins: C5, A3, A8, A10, A12, A15, C3, C4, C5, C6, C12</li> <li>In the Low voltage monitor electrical characteristics table, changed the maximum value of VMLVDDOK_H</li> </ul>
3.1	2 Dec 2011	<ul> <li>Inserted values for TBDs in the table EMI Testing Specifications</li> <li>From Supply Pins table, removed VVD_HV_ADV0</li> <li>In the PLLMRFM electrical specifications table, added the value of Self-clocked mode frequency</li> <li>In the ADC conversion characteristics table, added the value of INJ</li> </ul>
4	23 Jan 2012	System Pin table, swapped the description of XTAL and EXTAL
5	03 Feb 2015	<ul> <li>On the first page:</li> <li>added 32 external interrupts for 100-pin LQFP and updated 22 external interrupts for 64-pin LQFP.</li> <li>changed "8 input channels" to "7 input channels".</li> <li>changed "4 internal connection" to "3 internal connection".</li> <li>Removed "1 x VGate Current".</li> <li>In Table 1., "Device summary", removed VGate current from the equation for ADC (10-bit).</li> <li>In Figure 1., "MPC5604E block diagram": changed "4+4 channels" to "4+3 channels".</li> <li>Updated Table 2., "Supply pins".</li> <li>In Table 4., "Pin muxing", function of port pins B4, B13, B14, B15, C0, C1, C9, C15, D8, D13, D14, and E2 changed from GPIO to GPI.</li> <li>Added new section - Section 5, "Ordering information".</li> <li>In Figure 3., "100-pin LQFP pinout (top view)", changed VSS (pin 47) to VSS_HV.</li> <li>Updated "optional fields" entries in Figure 44., "Commercial product code structure".</li> </ul>

### Table 44. Revision history

#### **Document revision history**

Table 44. Revision	history	(continued)
--------------------	---------	-------------

Revision	Date	Substantive changes
5.1	27 Jan 2016	<ul> <li>Changed the DS document from Advanced Information to Technical Data</li> <li>Updated Figure 44., "Commercial product code structure" and Table 43., "Orderable part number summary".</li> </ul>
6	16 October 2019	<ul> <li>In Table 14., "Low voltage monitor electrical characteristics", changed the max value of V<sub>MLVDDOK, H</sub> from 1.235 V to 1.135 V</li> <li>In Table 41., "Master Mode SAI Timing"</li> <li>For SAI_MCLK changed the Min cycle time from 40 to 31.25.</li> <li>Changed the minimal value of SAI_BCLK cycle time from 80 to 62.5.</li> <li>Updated unit of SAI_BCLK cycle time from BCLK period to ns.</li> <li>Updated unit of SAI_BCLK pulse width high/low from ns to BCLK period.</li> <li>In Table 19., "PLLMRFM electrical specifications (V<sub>DDPLL</sub> = 3.0 V to 3.6 V, V<sub>SS</sub> = V<sub>SSPLL</sub> = 0 V, TA = TL to TH)" changed the following:</li> <li>Changed the name from f<sub>FMPLLOUT</sub> to f<sub>FMPLL_OPCS</sub> changed the Max value to 128</li> <li>Added PLL output frequecy parameter row</li> <li>Changed the frequency of f<sub>VCO</sub> Min range from 20 MHz to 256 MHz and Max range from 150 MHz to 512 MHz</li> <li>Changed the name of Self-clocked mode frequency to Self-clocked mode frequency(VCO free running frequency)</li> <li>Updated the row for C<sub>JITTER</sub></li> <li>In section 3.8.1.2, "External voltage regulation mode", under Figure 5., "External Regulation Mode", added the following note:</li> <li>In external regulation mode, POR_B pin should be used to control the power on RESET for the device. POR_B should be kept low (asserted) as long as the input supplies are unstable or below the specified operating range. Failure to do so may lead to unexpected device operation and erratic reset recovery.</li> <li>Added section 3.17, "NMI filter functional specification"</li> <li>In Section Table 43., "Orderable part number summary", changed the part number to "SPC5604EEF2MLHR".</li> </ul>

#### How to Reach Us:

**Home Page:** 

nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. ÅgTypicalÅh parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including Ågtypicals,Åh must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject tounidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customerÅfs applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C.5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C.Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play,

SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, ÉpVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2019 NXP B.V.

Document Number: MPC5604E Rev. 6 11/2019



