

# LD39150

## Ultra low drop BiCMOS voltage regulator

# РРАК DРАК РРАК DРАК БFN6 (3 x 3 mm) DFN6 (3 x 3 mm)

## Features

- 1.5 A guaranteed output current
- Ultra low dropout voltage (200 mV typ. @ 1.5 A load, 40 mV typ. @ 300 mA load)
- Very low quiescent current (1 mA typ. @ 1.5 A load, 1 µA max @ 25 °C in off mode)
- Logic-controlled electronic shutdown
- Current and thermal internal limit
- ± 1.5% output voltage tolerance @ 25 °C
- Fixed and ADJ output voltages: 1.8 V, 2.5 V, 3.3 V, ADJ

## Datasheet - production data

- Temperature range: -40 to 125 °C
- Fast dynamic response to line and load changes
- Stable with ceramic capacitor
- Available in PPAK, DPAK and DFN6 (3x3 mm)

#### **Applications**

- Microprocessor power supply
- DSPs power supply
- Post regulators for switching suppliers
- High efficiency linear regulator

## Description

The LD39150 is a fast ultra low drop linear regulator which operates from 2.5 V to 6 V input supply.

A wide range of output options are available. The low drop voltage, low noise, and ultra low quiescent current make it suitable for low voltage microprocessor and memory applications. The device is developed on a BiCMOS process which allows low quiescent current operation independently of output load current.

	Order codes				
DPAK (tape and reel)	and reel) PPAK (tape and reel) DFN		Output voltages		
LD39150DT18-R	LD39150PT18-R	LD39150PU18R <sup>(1)</sup>	1.8 V		
LD39150DT25-R	LD39150PT25-R	LD39150PU25R <sup>(1)</sup>	2.5 V		
LD39150DT33-R	LD39150PT33-R	LD39150PU33R <sup>(1)</sup>	3.3 V		
	LD39150PT-R	LD39150PU-R	ADJ from 1.22 to 5.0 V		

#### Table 1. Device summary

1. Available on request.

# Contents

1	Diagram						
2	Pin configuration						
3	Typical application circuits5						
4	Maximum ratings						
5	Electrical characteristics8						
6	Typical performance characteristics9						
7	Application notes						
	7.1 External capacitors						
	7.2 Input capacitor						
	7.3 Output capacitor						
	7.4 Thermal note						
	7.5 Inhibit input operation11						
8	Package mechanical data 12						
9	Packaging mechanical data 21						
10	Revision history						



# 1 Diagram





(\*) Not present on ADJ versions.



# 2 Pin configuration

#### Figure 2. Pin connections (top view for DPAK and PPAK, bottom view for DFN)



#### Table 2. Pin description

	Pin n°		SYMBOL	NOTE
DFN	PPAK	DPAK	STMBOL	NOTE
5	V <sub>SENSE</sub> /N.C.		V <sub>SENSE</sub> /N.C.	For fixed versions: to be connected with LDO output voltage pins for DFN package and not connected on PPAK
			ADJ	For adjustable version: Error amplifier input pin for $\rm V_O$ from 1.22 to 5.0 V
3	2	1	VI	LDO input voltage; V <sub>1</sub> from 2.5 V to 6 V, C <sub>1</sub> = 1 $\mu$ F must be located at a distance of not more than 0.5" from input pin.
4	4	3	Vo	LDO output voltage pins, with minimum $C_0 = 2.2 \mu$ F needed for stability (also refer to $C_0$ vs ESR stability chart)
2	1		V <sub>INH</sub>	Inhibit input voltage: ON MODE when V <sub>INH</sub> $\geq$ 2 V, OFF MODE when V <sub>INH</sub> $\leq$ 0.3 V (Do not leave floating, not internally pulled down/up)
1	3	2	GND	Common ground
6			N.C.	Not connected
	TAB	TAB	GND	Electrically connected to GND
Exp. Pad				Connect to GND (it is not a power GND)



# 3 Typical application circuits

( $C_I$  and  $C_O$  capacitors must be placed as close as possible to the IC pins)









Figure 4. LD39150 adjustable version













# 4 Maximum ratings

Symbol	Parameter	Value	Unit			
VI	DC input voltage	-0.3 to 6.5	V			
V <sub>INH</sub>	INHIBIT input voltage	-0.3 to V <sub>I</sub> +0.3 (6.5 V max)	V			
Vo	DC output voltage	-0.3 to V <sub>I</sub> +0.3 (6.5 V max)	V			
V <sub>ADJ</sub>	ADJ pin voltage	-0.3 to V <sub>I</sub> +0.3 (6.5 V max)	V			
۱ <sub>0</sub>	Output current	Internally limited	mA			
PD	Power dissipation	Internally limited	mW			
T <sub>STG</sub>	Storage temperature range	-50 to 150	°C			
T <sub>OP</sub>	Operating junction temperature range	-40 to 125	°C			

#### Table 3. Absolute maximum ratings

Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

#### Table 4. Thermal data

Symbol	Parameter	PPAK	DPAK	DFN <sup>(1)</sup>	Unit
R <sub>thJA</sub>	Thermal resistance junction-ambient	100	100	40	°C/W
R <sub>thJC</sub>	Thermal resistance junction-case	8	8	10	°C/W

1. With PCB ground plane heatsink.



# 5 Electrical characteristics

T<sub>J</sub> = 25 °C, V<sub>I</sub> = V<sub>O</sub>+1 V, C<sub>I</sub> = 1  $\mu$ F, C<sub>O</sub> = 2.2  $\mu$ F, I<sub>LOAD</sub> = 10 mA, V<sub>INH</sub> = 2 V, unless otherwise specified.

Symbol	Parameter	Parameter	1	Min.	Тур.	Max.	Unit
VI	Operating input voltage			2.5		6	V
		$V_{I} = V_{O}+1V$ , $I_{LOAD} = 10$ mA to 1.5A		-1.5		1.5	% of
Vo	Output voltage tolerance	$V_{I} = V_{O}+1V$ to 6V, $T_{J} = -40$ t $I_{LOAD} = 10$ mA to 1.5A	o 125°C	-3		3	V <sub>O(NOM)</sub>
V <sub>REF</sub>	Reference voltage				1.22		V
ΔV <sub>O</sub>	Output voltage LINE	$V_{I} = V_{O} + 1V$ to 6V			0.04		%
Δvo	regulation	$V_{\rm I} = V_{\rm O} + 1V$ to 6V, $T_{\rm J} = -40$	to 125°C		0.1	0.2	%
	Output voltage LOAD	$I_{LOAD}$ = 10mA to 1.5A			0.06		
$\Delta V_O / \Delta I_{LOAD}$	regulation	$I_{LOAD}$ = 10mA to 1.5A, T <sub>J</sub> = -40 to 125°C			0.2	0.4	%/A
V	Dropout voltage (V <sub>I</sub> - V <sub>O</sub> )	$I_{LOAD}$ = 300mA, T <sub>J</sub> =-40 to <sup>-</sup>	125°C		40	80	mV
V <sub>DROP</sub>	Dropout voltage (v <sub>1</sub> - v <sub>0</sub> )	$I_{LOAD} = 1.5A, T_{J} = -40$ to 12	25°C		200	400	mv
	Quiescent current: ON MODE	$I_{LOAD}$ = 10mA to 1.5A, $V_{INF}$ T <sub>J</sub> = -40 to 125°C	<sub>1</sub> = 2V		1	2.5	mA
Ι <sub>Q</sub>	Quiescent current:	V <sub>INH</sub> = 0.3V				1	μA
	OFF MODE	$V_{INH} = 0.3V$ , $T_{J} = -40$ to $125^{\circ}C$				5	
Short-circui	t protection						
I <sub>SC</sub>	Short-circuit protection	R <sub>L</sub> = 0			3		А
Inhibit input			·	•			
.,	Inhibit threshold LOW	V <sub>1</sub> = 2.5 to 6V OFF				0.3	
V <sub>INH</sub>	Inhibit threshold HIGH	T <sub>J</sub> = -40 to 125°C		2			V
T <sub>D-OFF</sub>	Current limit	I <sub>LOAD</sub> = 1.5A, V <sub>O</sub> = 3.3V			15		
T <sub>D-ON</sub>	Current limit	I <sub>LOAD</sub> = 1.5A, V <sub>O</sub> = 3.3V			15		μs
I <sub>INH</sub>	Inhibit input current <sup>(1)</sup>	$V_{I} = 6V, V_{INH} = 0 \text{ to } 6V$			±0.1	±1	μA
AC parameter	ers	-					•
		$V_{I} = 4.5 \pm 1V$ , $f = 120$	)Hz		65		
SVR	Supply voltage rejection	$V_O = 3.3V,$ $I_{LOAD} = 10mA,$ f = 1kHz			55		dB
e <sub>N</sub>	Output noise voltage	$B_W = 10$ Hz to 100kHz, $C_O = 2.2\mu$ F, $V_O = 2.5V$			100		$\mu V_{RMS}$
т	Thermal shutdown OFF				170		°C
T <sub>SHDN</sub>	Hysteresis				10		°C

1. Guaranteed by design



#### LD39150

## 6 Typical performance characteristics

 $T_J = 25 \text{ °C}$ ,  $V_I = V_O + 1 \text{ V}$ ,  $C_I = 1 \mu\text{F}$ ,  $C_O = 2.2 \mu\text{F}$ ,  $I_{LOAD} = 10 \text{ mA}$ ,  $V_{INH} = V_I$ , unless otherwise specified.







Figure 11. Quiescent current vs temperature

















Figure 14. Output voltage vs input voltage

Figure 15. Stability region vs C<sub>O</sub> & ESR (at 100 Figure 16. Stability region vs C<sub>O</sub> & low ESR (at kHz) 100 kHz)



10/26



## 7 Application notes

#### 7.1 External capacitors

The LD39150 requires external capacitors for regulator stability. These capacitors must be selected to meet the requirements of minimum capacitance and equivalent series resistance (see *Figure 15* and *Figure 16*). The input/output capacitors must be located less than 1cm from the relative pins and connected directly to the input/output ground pins using traces which have no other currents flowing through them.

## 7.2 Input capacitor

An input capacitor whose minimum value is 1  $\mu$ F is required with the LD39150 (amount of capacitance can be increased without limit). This capacitor must be located a distance of not more than 1cm from the input pin of the device and returned to a clean analog ground. Any good quality ceramic, tantalum or film capacitors can be used for this capacitor.

## 7.3 Output capacitor

It is possible to use ceramic or tantalum capacitors but the output capacitor must meet the requirement for minimum amount of capacitance and ESR (equivalent series resistance) value. A minimum capacitance of 2.2  $\mu$ F is a good choice to guarantee the stability of the regulator. Anyway, other C<sub>O</sub> values can be used according to the (*Figure 15* and *Figure 16*) showing the allowable ESR range as a function of the output capacitance. This curve represents the stability region over the full temperature and I<sub>O</sub> range.

## 7.4 Thermal note

The output capacitor must maintain its ESR in the stable region over the full operating temperature range to assure stability. Also, capacitors tolerance and variation with temperature must be kept in consideration in order to assure the minimum amount of capacitance at all times.

## 7.5 Inhibit input operation

The inhibit pin can be used to turn OFF the regulator when pulled down, so drastically reducing the current consumption down to less than 1  $\mu$ A. When the inhibit feature is not used, this pin must be tied to V<sub>I</sub> to keep the regulator output ON at all times. To assure proper operation, the signal source used to drive the inhibit pin must be able to swing above and below the specified thresholds listed in the electrical characteristics section (V<sub>IH</sub> V<sub>IL</sub>). The inhibit pin must not be left floating because it is not internally pulled down/up.



# 8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.







Table 6. PPAK mechanical data						
Dim.	mm					
Din.	Min.	Тур.	Max.			
А	2.2		2.4			
A1	0.9		1.1			
A2	0.03		0.23			
В	0.4		0.6			
B2	5.2		5.4			
С	0.45		0.6			
C2	0.48		0.6			
D	6		6.2			
D1		5.1				
E	6.4		6.6			
E1		4.7				
е		1.27				
G	4.9		5.25			
G1	2.38		2.7			
Н	9.35		10.1			
L2		0.8	1			
L4	0.6		1			
L5	1					
L6		2.8				
R		0.20				
V2	0°		8°			

Table 6. PPAK mechanical data







DocID13159 Rev 4

Dim	mm			
Dim. —	Min.	Тур.	Max.	
А	2.20		2.40	
A1	0.90		1.10	
A2	0.03		0.23	
b	0.64		0.90	
b4	5.20		5.40	
С	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
D1		5.10		
E	6.40		6.60	
E1		4.70		
е		2.28		
e1	4.40		4.60	
н	9.35		10.10	
L	1.00		1.50	
(L1)		2.80		
L2		0.80		
L4	0.60		1.00	
R		0.20		
V2	0°		8°	

Table 7. DPAK (TO-252) type A mechanical data





a. All dimensions are in millimeters





Figure 22. DFN6 (3 x 3 mm) drawings



Dim.		mm				
	Min.	Тур.	Max.			
А	0.80		1			
A1	0	0.02	0.05			
A3		0.20				
b	0.23		0.45			
D	2.90	3	3.10			
D2	2.23		2.50			
E	2.90	3	3.10			
E2	1.50		1.75			
		0.95				
L	0.30	0.40	0.50			

Table 8. DFN6 (3 x 3 mm) mechanical data







# 9 Packaging mechanical data



#### Figure 24. Tape for PPAK and DPAK (TO-252)





Figure 25. Reel for PPAK and DPAK (TO-252)

Table 9. PPAK and DPAK (	(TO-252) tape and reel mechanical data

	Таре			Reel	
Dim	m	Dim	mm		
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	Α		330
B0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1		Base qty.	2500
P1	7.9	8.1		Bulk qty.	2500
P2	1.9	2.1			
R	40		]		
Т	0.25	0.35	]		
W	15.7	16.3	]		



Figure 26. Tape for DFN6







Dim.	mm		
	Min.	Тур.	Max.
A0	3.20	3.30	3.40
B0	3.20	3.30	3.40
K0	1	1.10	1.20



# 10 Revision history

Date	Revision	Changes
26-Jan-2007	1	Initial release.
12-Jan-2009	2	Removed: package DFN8 (4 x 4 mm) and added package DFN6 (3 x 3 mm).
29-Jan-2013	3	Updated: Table 1 on page 1.
14-Jan-2014	4	Document name changed from LD39150XX to LD39150. Updated Section 8: Package mechanical data. Added Section 9: Packaging mechanical data Minor text changes in title, in features and description in cover page.

#### Table 11. Document revision history



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

DocID13159 Rev 4

