

CMOS Static RAM 64K (8K x 8-Bit)

Features

- High-speed address/chip select access time
- Military: 20/25/35/45/55/70/85/100ns (max.)
- Industrial: 20/25ns (max.)
- Commercial: 20/25ns (max.)
- Low power consumption
- Battery backup operation 2V data retention voltage (L Version only)
- Produced with advanced CMOS high-performance technology
- Inputs and outputs directly TTL-compatible
- Three-state outputs
- Available in 28-pin DIP, CERDIP and SOJ
- Military product compliant to MIL-STD-883, Class B
- Green parts available, see ordering information

Description

The IDT7164 is a 65,536 bit high-speed static RAM organized as 8K x 8. It is fabricated using high-performance, high-reliability CMOS technology.

Address access times as fast as 20ns are available and the circuit offers a reduced power standby mode. When \overline{CS}_1 goes HIGH or CS2 goes LOW, the circuit will automatically go to, and remain in, a low-power standby mode. The low-power (L) version also offers a battery backup data retention capability at power supply levels as low as 2V.

All inputs and outputs of the IDT7164 are TTL-compatible and operation is from a single 5V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT7164 is packaged in a 28-pin 300 mil CERDIP, a 28-pin 600 mil CERDIP, 300mil Plastic DIP and 300mil SOJ

Military grade product is manufactured in compliance with MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

Functional Block Diagram



DECEMBER 2016

Pin Configurations



Top View

Pin Descriptions

Description
Address
Data Input/Output
Chip Select
Chip Select
Write Enable
Output Enable
Ground
Power

2967 tbl 01

NOTES:

1. CS2 will power-down \overline{CS}_1 , but \overline{CS}_1 will not power-down CS2.

2. H = VIH, L = VIL, X = don't care.

3. VLC = 0.2V, VHC = VCC - 0.2V

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vн	Input HIGH Voltage	2.2		Vcc + 0.5	V
VIL	Input LOW Voltage	-0.5 ⁽¹⁾		0.8	V

NOTE:

1. VIL (min.) = −1.5V for pulse width less than 10ns, once per cycle.

2967 tbl 05

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
ΤΑ	Operating Temperature	0 to +70	-55 to +125	۰C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
Ιουτ	DC Output Current	50	50	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V.

Truth Table^(1,2,3)

WE	<mark>CS</mark> ₁	CS ₂	ŌĒ	I/O	Function
Х	Н	Х	Х	High-Z	Deselected - Standby (IsB)
Х	Х	L	Х	High-Z	Deselected - Standby (ISB)
Х	Vнс	VHC or VLC	Х	High-Z	Deselected - Standby (ISB1)
Х	Х	Vlc	Х	High-Z	Deselected - Standby (ISB1)
Н	L	Н	Н	High-Z	Output Disabled
Н	L	Н	L	DATAOUT	Read Data
L	L	Н	Х	DATAIN	Write Data

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%
Industrial	-40°C to +85°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2967 tbl 04

2967 tbl 03

2967 tbl 02

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = OV	8	pF
Cvo	I/O Capacitance	Vout = 0V	8	pF
				2967 tbl 06

Capacitance (TA = +25°C, f = 1.0MHz)

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

DC Electrical Characteristics⁽¹⁾ (Vcc = 5.0V ± 10%, VLc = 0.2V, VHc = Vcc - 0.2V)

				7164S20 7164L20					
Symbol	Parameter	Power	Com'l.	Ind.	Mil.	Com'l.	Ind.	Mil.	Unit
ICC1	Operating Power Supply Current $\overline{CS}_1 = V_{IL}$, CS ₂ = V _I , Outputs Open Vcc = Max., f = 0 ⁽²⁾	S	100	110	110	90	110	110	mA
	$V_{cc} = Max., f = 0^{(2)}$	L	90	100	100	90	100	100	
ICC2	Dynamic Operating Current	S	170	170	180	170	170	180	mA
	$\overline{CS}_1 = V_{IL}$, $CS_2 = V_{IH}$, Outputs Open Vcc = Max., f = fmax ⁽²⁾	L	150	150	160	150	150	160	
ISB	Standby Power Supply Current	S	20	20	20	20	20	20	mA
	(TTL Level), $\overline{CS}_1 \ge V_{IH}$, $CS_2 \le V_{IL}$, Outputs Open, $V_{CC} = Max.$, $f = f_{MAX}^{(2)}$	L	3	3	5	3	3	5	
ISB1	Full Standby Power Supply Current (C <u>MO</u> S Level), f = 0 ⁽²⁾ , Vcc = Max.	S	15	15	20	15	15	20	mA
	1. $\overline{CS}_1 \ge VHc$ and $CS_2 \ge VHc$, or 2. $CS_2 \le VLc$	L	0.2	0.2	1	0.2	0.2	1	

2967 tbl 07

			7164S35 7164L35	7164S45 7164L45	7164S55 7164L55	7164S70 7164L70	7164S85/100 7164L85/100	
Symbol	Parameter	Power	Mil.	Mil.	Mil.	Mil.	Mil.	Unit
ICC1	Operating Power Supply Current	S	100	100	100	100	100	mA
	$\overline{CS}_1 = V_{IL}, CS_2 = V_{IH}, Outputs Open Vcc = Max., f = 0^{(2)}$	L	90	90	90	90	90	
ICC2	Dynamic Operating Current	S	160	160	160	160	160	mA
	$\overline{CS}_1 = V_{IL}$, $CS_2 = V_{IH}$, Outputs Open Vcc = Max., f = fMAX ⁽²⁾	L	140	130	125	120	120	
ISB	Standby Power Supply Current	S	20	20	20	20	20	mA
	$(TTL Level), \overline{CS}_1 \ge V_{H}, CS_2 \le V_{IL}, Outputs Open, Vcc = Max., f = f_MAX^{(2)}$		5	5	5	5	5	
ISB1	$ \begin{array}{llllllllllllllllllllllllllllllllllll$		20	20	20	20	20	mA
			1	1	1	1	1	

2967 tbl 08

NOTES:

1. All values are maximum guaranteed values.

2. fMAX = 1/tRC (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.

2967 tbl 09

2967 tbl 10

DC Electrical Characteristics (Vcc = 5.0V ± 10%)

				IDT7	164S	IDT7	164L	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Unit
L	Input Leakage Current	Vcc = Max., Viℕ = GND to Vcc	MIL. Com'l. & IND		10 5		5 2	μA
llo	Output Leakage Current	Vcc = Max., CS1 = V⊮, Vout = GND to Vcc	MIL. Com'l. & IND		10 5		5 2	μA
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.	IoL = 8mA, Vcc = Min.		0.4	_	0.4	V
		lo∟ = 10mA, Vcc = Min.			0.5	_	0.5	
Vон	Output High Voltage	юн = -4mA, Vcc = Min.		2.4	_	2.4	_	V

Data Retention Characteristics Over All Temperature Ranges (L Version Only) (VLc = 0.2V, VHc = Vcc - 0.2V)

					Τγι να	o. ⁽¹⁾ : @		ax. :@	
Symbol	Parameter	Test Condition		Min.	2.0V	3.0V	2.0V	3.0V	Unit
Vdr	Vcc for Data Retention	_		2.0					V
ICCDR	Data Retention Current		MIL. COM'L. & IND		10 10	15 15	200 60	300 90	μΑ
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	CS2 > VI	1. СS 1 <u>></u> Vнс CS2 <u>></u> Vнс, or		—	—	—	—	ns
tR ⁽³⁾	Operation Recovery Time	2. CS2 <u><</u> Vi	_C	tRC ⁽²⁾					ns
11L1 ⁽³⁾	Input Leakage Current				_		2	2	μΑ

NOTES:

1. TA = +25°C.

2. tRC = Read Cycle Time.

3. This parameter is guaranteed by device characterization, but is not production tested.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2
	2967 tbl 11





Figure 2. AC Test Load (for tcLz1, tcLz2, toLz, tcHz1, tcHz2, toHz, tow, and twHz)

*Includes scope and jig capacitances

Military, Commercial, and Industrial Temperature Ranges

2967 tbl 12

AC Electrical Characteristics (Vcc = 5.0V ± 10%, All Temperature Ranges) 7164S20 7164S25

			4S20 4L20		4S25 4L25	
Symbol	Parameter	Min.	Max.	Min.	Мах.	Unit
Read Cy	rcle	·				-
trc	Read Cycle Time	20		25		ns
taa	Address Access Time		19		25	ns
tacs1 ⁽¹⁾	Chip Select-1 Access Time	—	20	_	25	ns
tacs2 ⁽¹⁾	Chip Select-2 Access Time	_	25	_	30	ns
tclz1,2 ⁽²⁾	Chip Select-1, 2 to Output in Low-Z	5		5		ns
toe	Output Enable to Output Valid		8	_	12	ns
tolz ⁽²⁾	Output Enable to Output in Low-Z	0		0		ns
tchz1,2 ⁽²⁾	Chip Select-1,2 to Output in High-Z		9		13	ns
tohz ⁽²⁾	Output Disable to Output in High-Z	_	8		10	ns
tон	Output Hold from Address Change	5		5		ns
tpu ⁽²⁾	Chip Select to Power Up Time	0		0		ns
tpd ⁽²⁾	Chip Deselect to Power Down Time		20	_	25	ns
Write Cy	/cle		1			1
twc	Write Cycle Time	20		25		ns
tCW1,2	Chip Select to End-of-Write	15		18		ns
taw	Address Valid to End-of-Write	15		18		ns
tas	Address Set-up Time	0		0		ns
twp	Write Pulse Width	15		21		ns
twr1	Write Recovery Time (CS1, WE)	0		0		ns
twr2	Write Recovery Time (CS2)	5		5		ns
twnz ⁽²⁾	Write Enable to Output in High-Z	_	8	_	10	ns
tow	Data to Write Time Overlap	10		13		ns
tDH1	Data Hold from Write Time (CS1, WE)	0		0		ns
tDH2	Data Hold from Write Time (CS2)	5		5		ns
tow ⁽²⁾	Output Active from End-of-Write	4		4		ns

NOTES:

1. Both chip selects must be active for the device to be selected.

2. This parameter is guaranteed by device characterization, but is not production tested.

IDT7164S/L CMOS Static RAM 64K (8K x 8-Bit)

IDT7164S/L CMOS Static RAM 64K (8K x 8-Bit)

AC Electrical Characteristics (con't.) (Vcc = 5.0V ± 10%, Military Temperature Ranges)

Military, Commercial, and Industrial Temperature Ranges

Symbol	Parameter	7164S35 7164L35		7164S45 7164L45		7164S55 7164L55		7164S70 7164L70		7164S85/100 7164L85/100		
		Max.	Min.	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Max.	Unit
Read Cy	cle											
trc	Read Cycle Time	35		45	_	55		70		85/100		ns
taa	Address Access Time		35		45		55	_	70		85/100	ns
tacs1 ⁽¹⁾	Chip Select-1 Access Time	—	35		45		55		70	—	85/100	ns
tacs2 ⁽¹⁾	Chip Select-2 Access Time		40		45		55		70	_	85/100	ns
tclz1,2 ⁽²⁾	Chip Select-1, 2 to Output in Low-Z	5		5		5		5		5		ns
toe	Output Enable to Output Valid		18		25		30		35		40	ns
tolz ⁽²⁾	Output Enable to Output in Low-Z	0		0		0		0		0		ns
tchz1,2 ⁽²⁾	Chip Select-1,2 to Output in High-Z	_	15		20		25	_	30		35	ns
tонz ⁽²⁾	Output Disable to Output in High-Z		15		20		25		30		35	ns
toн	Output Hold from Address Change	5		5		5		5		5		ns
tpu ⁽²⁾	Chip Select to Power Up Time	0	_	0		0		0		0		ns
tpd ⁽²⁾	Chip Deselect to Power Down Time		35		45		55		70		85/100	ns
Write Cy	rcle		1	1	1		1	1			1	L
twc	Write Cycle Time	35		45	_	55		70		85/100		ns
tCW1,2	Chip Select to End-of-Write	25		33		50		60		75		ns
taw	Address Valid to End-of-Write	25	_	33	-	50	_	60		75		ns
tas	Address Set-up Time	0		0		0		0		0		ns
twp	Write Pulse Width	25		25	_	50		60		75		ns
tWR1	Write Recovery Time (CS1, WE)	0		0	—	0		0		0		ns
twr2	Write Recovery Time (CS2)	5		5		5		5		5		ns
twHz ⁽²⁾	Write Enable to Output in High-Z	_	14		18		25	_	30	_	35	ns
tow	Data to Write Time Overlap	15		20		25		30		35		ns
tDH1	Data Hold from Write Time (CS1, WE)	0	_	0		0	_	0		0		ns
tDH2	Data Hold from Write Time (CS2)	5		5		5		5		5		ns
tow ⁽²⁾	Output Active from End-of-Write	4		4	_	4		4		4		ns

NOTES:

1. Both chip selects must be active for the device to be selected.

2. This parameter is guaranteed by device characterization, but is not production tested.

2967 tbl 13

Timing Waveform of Read Cycle No. 1⁽¹⁾

IDT7164S/L

CMOS Static RAM 64K (8K x 8-Bit)



2967 drw 05

Timing Waveform of Read Cycle No. 2^(1,2,4)



2967 drw 06

2967 drw 07

Timing Waveform of Read Cycle No. 3^(1,3,4)



1. WE is HIGH for Read cycle.

- 2. Device is continuously selected, \overline{CS}_1 is LOW, CS₂ is HIGH.
- 3. Address valid prior to or coincident with CS1 transition LOW and CS2 transition HIGH.
- 4. \overline{OE} is LOW.
- 5. Transition is measured ±200mV from steady state.

CMOS Static RAM 64K (8K x 8-Bit)

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)^(1,5)



Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)⁽¹⁾



NOTES:

- 1. A write occurs during the overlap of a LOW $\overline{\text{WE}},$ a LOW $\overline{\text{CS}}_1$ and a HIGH CS2.
- 2. twR1, 2 is measured from the earlier of CS1 or WE going HIGH or CS2 going LOW to the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 4. If the CS1 LOW transition or CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. \overline{OE} is continuously HIGH. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of twp or (twHz +tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse width is as short as the specified twp.
- 6. Transition is measured ±200mV from steady state.



Low Vcc Data Retention Waveform



Ordering Information



NOTES:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

2. Green parts available. For specific speeds, packages and powers contact your local sales office.

Datasheet Document History

01/13/00		Updated to new format
	Pp. 1, 2, 3, 5, 10	Added Industrial Temperature range offerings
	Pp. 1, 3, 9	Removed commercial 70ns speed grade offering
	Pp. 1, 3, 6, 10	Added 100ns speed grade specification details
	Pg. 3	Revised notes and footnotes in DC Electrical tables
	Pp. 5, 6	Revised notes and footnotes in AC Electrical tables
	Pg. 8	Removed Note 1 from Write Cycle No. 1 and No. 2 diagrams; renumbered notes and footnotes
	Pp. 9, 10	Separated Ordering Information into commercial, industrial, and military offerings
	Pg. 11	Added Datasheet Document History
08/09/00	ů –	Not recommended for new designs
02/01/01		Removed "Not recommended for new designs"
12/07/01	Pg. 10	Add PJ28 to Industrial temperature.
09/30/04	Pg. 9,10	Added "restricted hazardous substance device" to ordering information.
11/16/06	Pg.3	Added industrial temp power limits for 20ns part. Changed power limits for 25ns part for commercial
		and industrial. Changed power limits for commercial and industrial for 35ns part.
	Pg.10	Added 20ns part to ordering information. Refer to PCN SR-0602-01
02/20/07	Pg. 9, 10	Added L generation die step to data sheet ordering information.
04/27/11	Pg. 1-3,5,6,9	Obsoleted 24-pin 600 mil, 15ns for Commercial and 35ns for Industrial & Commercial.
		Added Tape and Reel to Ordering information and updated description of Restricted hazardous
		substance device to Green.
10/30/13	Pg. 1	In the Description: Removed reference to IDT's fabrication and removed "the latest revision of".
12/06/16	Pg. 2	Removed half moon from the pin configuration diagram for all packages to reflect pin 1 orientation
		and added dot at pin 1
		Updated the package codes in the DIP/SOJ pin configuration
	Pg. 9	Updated the package codes in the Ordering Information
		Updated the BLANK designator from "Tube and Tray" to "Tube" in Ordering Information
	Pg. 1 & 9	Added standard footnotes to Ordering Information with instructions for ordering Industrial temp and
		Green parts



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: sramhelp@idt.com 408-284-4532

The IDT logo is a registered trademark of Integrated Device Technology, Inc.