

# 18 Output PCIe G2/QPI Differential Buffer with 2:1 input mux

9EX21801A

## Description

The **9EX21801** provides 18 output clocks for PCIe Gen2 (100MHz) or QPI (133MHz) applications. The **9EX21801** has 4 selectable SMBus addresses, and dedicated CKPWRGD/PD# and VDDA pins for easy board design. A differential CPU clock from a CK410B+ main clock generator, such as the **932S421**, drives the **9EX21801**. In fanout mode, the **9EX21801** provides outputs up to 400MHz.


## Features/Benefits

- Supports output clock frequencies up to 400 MHz
- 4 Selectable SMBus addresses
- SMBus address is independent of PLL operating mode
- Dedicated CKPWRGD/PD# and VDDA pins ease board design
- Available in industrial temperature range (-40°C to +85°C)


## Key Specifications

- DIF output cycle-to-cycle jitter < 50ps
- DIF output-to-output skew < 150 ps
- PCIe Gen2 compliant phase noise
- QPI 133MHz compliant phase noise

## Functional Block Diagram



## Pin Configuration



### Frequency/Functionality Table

| Byte 0, bit 2 (100_133M# Latch) | Byte 0, bit 1 FSB | Byte 0, bit 0 FSA | Input MHz | DIF_x MHz | Notes |
|---------------------------------|-------------------|-------------------|-----------|-----------|-------|
| 1                               | 0                 | 1                 | 100.00    | 100.00    | 1     |
| 0                               | 0                 | 1                 | 133.33    | 133.33    | 1     |
| 0                               | 1                 | 1                 | 166.67    | 166.67    | 2     |
| 0                               | 1                 | 0                 | 200.00    | 200.00    | 2     |
| 0                               | 0                 | 0                 | 266.67    | 266.67    | 2     |
| 1                               | 0                 | 0                 | 333.33    | 333.33    | 2     |
| 1                               | 1                 | 0                 | 400.00    | 400.00    | 2     |
| 1                               | 1                 | 1                 | Reserved  |           |       |

#### Notes:100M\_133M#

- Latch selects between 100 and 133 MHz. This is equivalent to FSC in CK410B+/CK509B FS table.
- Writing Byte 0 bits (2:0) can select other frequencies. These frequencies are not characterized in PLL Mode

### HIBW\_BYPM\_LOBW# Selection (Pin 63)

| State | Voltage      | Mode    |
|-------|--------------|---------|
| Low   | <0.8V        | Low BW  |
| Mid   | 1.2<Vin<1.8V | Bypass  |
| High  | Vin > 2.0V   | High BW |

### Power Groups

| Pin Number       |          | Description      |
|------------------|----------|------------------|
| VDD              | GND      |                  |
| 29               | 28       | Main PLL, Analog |
| 1,12,21,35,43,55 | 11,32,44 | DIF clocks       |

### Power Down Functionality

| INPUTS      |         | OUTPUTS |  | PLL State |
|-------------|---------|---------|--|-----------|
| CKPWRGD/PD# | Input   | DIF_x   |  |           |
| 1           | Running | Running |  | ON        |
| 0           | X       | Hi-Z    |  | OFF       |

### SMBus Address Selection (pins 66, 67)

| SMB_A1 | SMB_A0 | Address |
|--------|--------|---------|
| 0      | 0      | D4      |
| 0      | 1      | D6      |
| 1      | 0      | D8      |
| 1      | 1      | DA      |

## Pin Description

| PIN # | PIN NAME  | PIN TYPE | DESCRIPTION   |
|-------|-----------|----------|---|
| 1     | VDD       | PWR      | Power supply, nominal 3.3V  |
| 2     | OE10#     | IN       | Active low input for enabling DIF pair 10.<br>1 = tri-state outputs, 0 = enable outputs   |
| 3     | DIF_10    | OUT      | 0.7V differential true clock output   |
| 4     | DIF_10#   | OUT      | 0.7V differential complement clock output   |
| 5     | OE11#     | IN       | Active low input for enabling DIF pair 11.<br>1 = tri-state outputs, 0 = enable outputs   |
| 6     | DIF_11    | OUT      | 0.7V differential true clock output   |
| 7     | DIF_11#   | OUT      | 0.7V differential complement clock output   |
| 8     | OE12#     | IN       | Active low input for enabling DIF pair 12.<br>1 = tri-state outputs, 0 = enable outputs   |
| 9     | DIF_12    | OUT      | 0.7V differential true clock output   |
| 10    | DIF_12#   | OUT      | 0.7V differential complement clock output   |
| 11    | GND       | PWR      | Ground pin.   |
| 12    | VDD       | PWR      | Power supply, nominal 3.3V  |
| 13    | DIF_13    | OUT      | 0.7V differential true clock output   |
| 14    | DIF_13#   | OUT      | 0.7V differential complement clock output   |
| 15    | OE13#     | IN       | Active low input for enabling DIF pair 13.<br>1 = tri-state outputs, 0 = enable outputs   |
| 16    | DIF_14    | OUT      | 0.7V differential true clock output   |
| 17    | DIF_14#   | OUT      | 0.7V differential complement clock output   |
| 18    | OE14#     | IN       | Active low input for enabling DIF pair 14.<br>1 = tri-state outputs, 0 = enable outputs   |
| 19    | DIF_15    | OUT      | 0.7V differential true clock output   |
| 20    | DIF_15#   | OUT      | 0.7V differential complement clock output   |
| 21    | VDD       | PWR      | Power supply, nominal 3.3V  |
| 22    | OE15_17#  | IN       | Active low input for enabling DIF pairs 15, 16 and 17<br>1 = tri-state outputs, 0 = enable outputs  |
| 23    | DIF_16    | OUT      | 0.7V differential true clock output   |
| 24    | DIF_16#   | OUT      | 0.7V differential complement clock output   |
| 25    | DIF_17    | OUT      | 0.7V differential true clock output   |
| 26    | DIF_17#   | OUT      | 0.7V differential complement clock output   |
| 27    | IREF      | OUT      | This pin establishes the reference current for the differential current-mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value. |
| 28    | GND A     | PWR      | Ground pin for the PLL core.  |
| 29    | VDD A     | PWR      | 3.3V power for the PLL core.  |
| 30    | CLKA_IN   | IN       | True Input for differential reference clock.  |
| 31    | CLKA_IN#  | IN       | Complement Input for differential reference clock.  |
| 32    | GND       | PWR      | Ground pin.   |
| 33    | CLKB_IN   | IN       | True Input for differential reference clock.  |
| 34    | CLKB_IN#  | IN       | Complement Input for differential reference clock.  |
| 35    | VDD       | PWR      | Power supply, nominal 3.3V  |
| 36    | OE_01234# | IN       | Active low input for enabling DIF pairs 0, 1, 2, 3 and 4.<br>1 = tri-state outputs, 0 = enable outputs  |

Pin Description (continued)

| PIN # | PIN NAME        | PIN TYPE | DESCRIPTION  |
|-------|-----------------|----------|--|
| 37    | DIF_0           | OUT      | 0.7V differential true clock output  |
| 38    | DIF_0#          | OUT      | 0.7V differential complement clock output  |
| 39    | DIF_1           | OUT      | 0.7V differential true clock output  |
| 40    | DIF_1#          | OUT      | 0.7V differential complement clock output  |
| 41    | DIF_2           | OUT      | 0.7V differential true clock output  |
| 42    | DIF_2#          | OUT      | 0.7V differential complement clock output  |
| 43    | VDD             | PWR      | Power supply, nominal 3.3V   |
| 44    | GND             | PWR      | Ground pin.  |
| 45    | DIF_3           | OUT      | 0.7V differential true clock output  |
| 46    | DIF_3#          | OUT      | 0.7V differential complement clock output  |
| 47    | DIF_4           | OUT      | 0.7V differential true clock output  |
| 48    | DIF_4#          | OUT      | 0.7V differential complement clock output  |
| 49    | OE5#            | IN       | Active low input for enabling DIF pair 5.<br>1 = tri-state outputs, 0 = enable outputs                                   |
| 50    | DIF_5           | OUT      | 0.7V differential true clock output  |
| 51    | DIF_5#          | OUT      | 0.7V differential complement clock output  |
| 52    | OE6#            | IN       | Active low input for enabling DIF pair 6.<br>1 = tri-state outputs, 0 = enable outputs                                   |
| 53    | DIF_6           | OUT      | 0.7V differential true clock output  |
| 54    | DIF_6#          | OUT      | 0.7V differential complement clock output  |
| 55    | VDD             | PWR      | Power supply, nominal 3.3V   |
| 56    | OE7#            | IN       | Active low input for enabling DIF pair 7.<br>1 = tri-state outputs, 0 = enable outputs                                   |
| 57    | DIF_7           | OUT      | 0.7V differential true clock output  |
| 58    | DIF_7#          | OUT      | 0.7V differential complement clock output  |
| 59    | OE8#            | IN       | Active low input for enabling DIF pair 8.<br>1 = tri-state outputs, 0 = enable outputs                                   |
| 60    | DIF_8           | OUT      | 0.7V differential true clock output  |
| 61    | DIF_8#          | OUT      | 0.7V differential complement clock output  |
| 62    | 100M_133M#      | IN       | Input to select operating frequency. See Frequency/Functionality Table for functionality of this pin.                    |
| 63    | HIBW_BYPM_LOBW# | IN       | Trilevel input to select High BW, Bypass Mode or Low BW.<br>0 = Low BW Mode, Mid= Bypass Mode, 1 = High Bandwidth        |
| 64    | SMBCLK          | IN       | Clock pin of SMBUS circuitry, 5V tolerant  |
| 65    | SMBDAT          | I/O      | Data pin of SMBUS circuitry, 5V tolerant   |
| 66    | SMB_A1          | IN       | SMBus address bit 1  |
| 67    | SMB_A0          | IN       | SMBus address bit 0 (LSB)  |
| 68    | SEL_A_B#        | IN       | Input to select differential input clock A or differential input clock B.<br>0 = Input B selected, 1 = Input A selected. |
| 69    | CKPWRGD/PD#     | IN       | Notifies the clock to sample latched inputs on the rising edge, and to power down on the falling edge.                   |
| 70    | DIF_9           | OUT      | 0.7V differential true clock output  |
| 71    | DIF_9#          | OUT      | 0.7V differential complement clock output  |
| 72    | OE9#            | IN       | Active low input for enabling DIF pair 9.<br>1 = tri-state outputs, 0 = enable outputs                                   |

**Absolute Maximum Ratings**

| PARAMETER                 | SYMBOL           | CONDITIONS                           | MIN  | TYP | MAX | UNITS | Notes |
|---------------------------|------------------|--------------------------------------|------|-----|-----|-------|-------|
| 3.3V Core Supply Voltage  | VDDA             | Analog PLL Supply, referenced to GND | -0.5 |     | 4.6 | V     | 1     |
| 3.3V Logic Supply Voltage | VDD              | Main power supply, referenced to GND | -0.5 |     | 4.6 | V     | 1     |
| Storage Temperature       | Ts               |                                      | -65  |     | 150 | °C    | 1     |
| Ambient Operating Temp    | T <sub>COM</sub> |                                      | 0    |     | 70  | °C    | 1     |
|                           | T <sub>IND</sub> |                                      | -40  |     | 85  | °C    | 1     |
| Case Temperature          | Tcase            |                                      |      |     | 115 | °C    | 1     |
| Input ESD protection      | ESD prot         | Human Body Model                     | 2000 |     |     | V     | 1     |

**Electrical Characteristics - Input/Supply/Common Output Parameters**

T<sub>A</sub> = T<sub>COM</sub> or T<sub>IND</sub>; Supply Voltage V<sub>DD</sub> = 3.3 V +/-5%

| PARAMETER                             | SYMBOL                | CONDITIONS  | MIN  | TYP | MAX | UNITS  | NOTES |
|---------------------------------------|-----------------------|---|------|-----|-----|--------|-------|
| Input High Voltage                    | V <sub>IH</sub>       | 3.3 V +/-5%, referenced to GND  | 2    |     | 3.6 | V      |       |
| Input Low Voltage                     | V <sub>IL</sub>       | 3.3 V +/-5%, referenced to GND  | -0.3 |     | 0.8 | V      |       |
| Input High Current                    | I <sub>IH</sub>       | V <sub>IN</sub> = V <sub>DD</sub>   | -5   |     | 5   | uA     |       |
| Input Low Current                     | I <sub>IL1</sub>      | V <sub>IN</sub> = 0 V; Inputs w/o pull-up resistors   | -5   |     |     | uA     |       |
|                                       | I <sub>IL2</sub>      | V <sub>IN</sub> = 0 V; Inputs w/ pull-up resistors  | -200 |     |     | uA     |       |
| Digital Supply Current                | I <sub>DD3.3D</sub>   | VDD, Full Active, C <sub>L</sub> = Full load;   |      |     | 450 | mA     | 1     |
| Analog Supply Current                 | I <sub>DD3.3A</sub>   | VDDA, Full Active, C <sub>L</sub> = Full load;  |      |     | 40  | mA     | 1     |
| Digital Powerdown Current             | I <sub>DD3.3DPD</sub> | all differential pairs tri-stated   |      |     | 15  | mA     | 1     |
| Analog Powerdown Current              | I <sub>DD3.3APD</sub> | all differential pairs tri-stated   |      |     | 20  | mA     | 1     |
| Input Frequency                       | F <sub>IPLL</sub>     | 100MHz PLL Mode   | 80   |     | 110 | MHz    | 1     |
|                                       | F <sub>IPLL</sub>     | 133MHz PLL Mode   | 90   |     | 150 | MHz    | 1     |
|                                       | F <sub>IBYPASS</sub>  | Bypass Mode   | 33   |     | 400 | MHz    | 1     |
| Pin Inductance                        | L <sub>pin</sub>      |   |      |     | 7   | nH     | 1     |
| Capacitance                           | C <sub>IN</sub>       | Logic Inputs  | 1.5  |     | 5   | pF     | 1     |
|                                       | C <sub>OUT</sub>      | Output pin capacitance  |      |     | 6   | pF     | 1     |
| Clock Stabilization                   | T <sub>STAB</sub>     | From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock |      |     | 1   | ms     | 1     |
| Allowable Spread Modulation Frequency | f <sub>MOD</sub>      | Triangular Modulation   | 30   |     | 33  | kHz    | 1,3   |
| OE# Latency                           | t <sub>LATOE#</sub>   | DIF start after OE# assertion<br>DIF stop after OE# deassertion                                       | 4    |     | 12  | cycles | 1,2   |
| Tdrive_PD                             | t <sub>DRVPD</sub>    | DIF output enable after PD de-assertion   |      |     | 300 | us     | 1,2   |
| Tfall                                 | t <sub>F</sub>        | Fall time of OE#  |      |     | 5   | ns     | 1     |
| Trise                                 | t <sub>R</sub>        | Rise time of OE#  |      |     | 5   | ns     |       |

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>Time from deassertion until outputs are >200 mV

<sup>3</sup>For which spread spectrum tracking error spec will be met.

### Electrical Characteristics - Clock Input Parameters

T<sub>A</sub> = T<sub>COM</sub> or T<sub>IND</sub>; Supply Voltage V<sub>DD</sub> = 3.3 V +/-5%

| PARAMETER                          | SYMBOL             | CONDITIONS  | MIN                   | TYP | MAX  | UNITS | NOTES |
|------------------------------------|--------------------|---|-----------------------|-----|------|-------|-------|
| Input High Voltage - DIF_IN        | V <sub>IHDIF</sub> | Differential inputs (single-ended measurement)            | 600                   | 800 | 1150 | mV    | 1     |
| Input Low Voltage - DIF_IN         | V <sub>ILDIF</sub> | Differential inputs (single-ended measurement)            | V <sub>SS</sub> - 300 | 0   | 300  | mV    | 1     |
| Input Common Mode Voltage - DIF_IN | V <sub>COM</sub>   | Common Mode Input Voltage                                 | 300                   |     | 1000 | mV    | 1     |
| Input Amplitude - DIF_IN           | V <sub>SWING</sub> | Peak to Peak value  | 300                   |     | 1450 | mV    | 1     |
| Input Slew Rate - DIF_IN           | dv/dt              | Measured differentially                                   | 0.4                   |     | 8    | V/ns  | 1,2   |
| Input Leakage Current              | I <sub>IN</sub>    | V <sub>IN</sub> = V <sub>DD</sub> , V <sub>IN</sub> = GND | -5                    |     | 5    | uA    | 1     |
| Input Duty Cycle                   | d <sub>tin</sub>   | Measurement from differential waveform                    | 45                    |     | 55   | %     | 1     |
| Input Jitter - Cycle to Cycle      | J <sub>DIFIn</sub> | Differential Measurement                                  | 0                     |     | 125  | ps    | 1     |

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Slew rate measured through Vswing min centered around differential zero

### Electrical Characteristics - DIF 0.7V Current Mode Differential Pairs

T<sub>A</sub> = T<sub>COM</sub> or T<sub>IND</sub>; V<sub>DD</sub> = 3.3 V +/-5%; C<sub>L</sub> = 2pF, R<sub>S</sub> = 33.2Ω, R<sub>P</sub> = 49.9Ω, R<sub>REF</sub> = 475Ω, 10 inch transmission lines

| PARAMETER                       | SYMBOL                           | CONDITIONS   | MIN  | TYP | MAX  | UNITS | NOTES |
|---------------------------------|----------------------------------|--|------|-----|------|-------|-------|
| Current Source Output Impedance | Z <sub>o</sub> <sup>1</sup>      | V <sub>O</sub> = V <sub>x</sub>  | 3000 |     |      | Ω     | 1     |
| Voltage High                    | VHigh                            | Statistical measurement on single ended signal using oscilloscope math function. | 660  |     | 850  | mV    | 1,3   |
| Voltage Low                     | VLow                             |  | -150 |     | 150  |       | 1,3   |
| Max Voltage                     | Vovs                             | Measurement on single ended signal using absolute value.                         |      |     | 1150 | mV    | 1     |
| Min Voltage                     | Vuds                             |  | -300 |     |      |       | 1     |
| Crossing Voltage (abs)          | Vcross(abs)                      |  | 250  |     | 550  | mV    | 1     |
| Crossing Voltage (var)          | d-Vcross                         | Variation of crossing over all edges   |      |     | 140  | mV    | 1     |
| Long Accuracy                   | ppm                              | see Tperiod min-max values   |      |     | 0    | ppm   | 1,2   |
| Rise Time                       | t <sub>r</sub>                   | V <sub>OL</sub> = 0.175V, V <sub>OH</sub> = 0.525V                               | 175  |     | 700  | ps    | 1     |
| Fall Time                       | t <sub>f</sub>                   | V <sub>OH</sub> = 0.525V V <sub>OL</sub> = 0.175V                                | 175  |     | 700  | ps    | 1     |
| Rise Time Variation             | d-t <sub>r</sub>                 |  |      |     | 125  | ps    | 1     |
| Fall Time Variation             | d-t <sub>f</sub>                 |  |      |     | 125  | ps    | 1     |
| Duty Cycle                      | d <sub>is</sub>                  | Measurement from differential waveform   | 45   |     | 55   | %     | 1     |
| Jitter, Cycle to cycle          | t <sub>j<sub>cyc-cyc</sub></sub> | PLL mode   |      |     | 50   | ps    | 1,5   |
|                                 |                                  | BYPASS mode as additive jitter   |      |     | 50   | ps    | 1,4   |

<sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK410B+/CK509B accuracy requirements. The 9EX21801 itself does not contribute to ppm error.

<sup>3</sup> I<sub>REF</sub> = V<sub>DD</sub>/(3xR<sub>R</sub>). For R<sub>R</sub> = 475Ω (1%), I<sub>REF</sub> = 2.32mA. I<sub>OH</sub> = 6 x I<sub>REF</sub> and V<sub>OH</sub> = 0.7V @ Z<sub>O</sub> = 50Ω.

<sup>4</sup> Applies to Bypass Mode Only

<sup>5</sup> Measured from differential waveform

**Electrical Characteristics - Skew and Differential Jitter Parameters**

$T_A = T_{COM}$  or  $T_{IND}$ ; Supply Voltage  $V_{DD} = 3.3\text{ V} \pm 5\%$

| Group             | Parameter             | Description  | Min  | TYP  | Max  | Units | Notes          |
|-------------------|-----------------------|--|------|------|------|-------|----------------|
| CLK_IN, DIF[x:0]  | $t_{SPO\_PLL100M}$    | Input-to-Output Skew in PLL mode (1:1 only), nominal value @ 25°C, 3.3V, 100MHz                        | 950  | 1000 | 1125 | ps    | 1,2,4,5,8      |
| CLK_IN, DIF[x:0]  | $t_{SPO\_PLL133M}$    | Input-to-Output Skew in PLL mode (1:1 only), nominal value @ 25°C, 3.3V, 133MHz                        | 1100 | 1125 | 1175 | ps    | 1,2,4,5,8      |
| CLK_IN, DIF[x:0]  | $t_{PD\_BYP}$         | Input-to-Output Skew in Bypass mode (1:1 only), nominal value @ 25°C, 3.3V                             | 4    | 4.7  | 5.2  | ns    | 1,2,3,5        |
| CLK_IN, DIF [x:0] | $\delta t_{SPO\_PLL}$ | Input-to-Output Skew Variation in PLL mode (over specified voltage / temperature operating ranges)     |      | 250  | 350  | ps    | 1,2,4,5,6,10   |
| CLK_IN, DIF [x:0] | $\delta t_{PD\_BYP}$  | Input-to-Output Skew Variation in Bypass mode (over specified voltage / temperature operating ranges)  |      | 800  | 900  | ps    | 1,2,3,4,5,6,10 |
| DIF[17:0]         | $t_{SKEW\_A19}$       | Output-to-Output Skew across all 18 outputs (Common to Bypass and PLL mode - all outputs at same gear) |      | 100  | 150  | ps    | 1,2,3          |
| DIF[17:0]         | $t_{JPH}$             | Differential Phase Jitter (RMS Value)  |      | 2    | 10   | ps    | 1,4,7          |
| DIF[17:0]         | $t_{SSTERROR}$        | Differential Spread Spectrum Tracking Error (peak to peak)   |      | 20   | 80   | ps    | 1,4,9          |

**NOTES:**

1. Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.
2. Measured from differential cross-point to differential cross-point
3. All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.
4. This parameter is deterministic for a given device
5. Measured with scope averaging on to find mean value.
6. Long-term variation from nominal of input-to-output skew over temperature and voltage for a single device.
7. This parameter is measured at the outputs of two separate ICS9EX21801 devices driven by a single CK410B+. The ICS9EX21801's must be set to high bandwidth. Differential phase jitter is the accumulation of the phase jitter not shared by the outputs (eg. not including the affects of spread spectrum). Target ranges of consideration are agents with BW of 1-22Mhz and 11-33Mhz.
8. t is the period of the input clock
9. Differential spread spectrum tracking error is the difference in spread spectrum tracking between two ICS9EX21801 devices. This parameter is measured at the outputs of two separate ICS9EX21801 devices driven by a single CK410B+ in Spread Spectrum mode. The ICS9EX21801's must be set to high bandwidth. The spread spectrum characteristics are: maximum of 0.5%, 30-33KHz modulation frequency, linear profile.
10. This parameter is an absolute value. It is not a double-sided figure.

**Electrical Characteristics - Phase Jitter (PLL Mode)**

| PARAMETER          | SYMBOL       | CONDITIONS*   | MIN | TYP.      | MAX       | UNITS  | NOTES  |      |
|--------------------|--------------|---|-----|-----------|-----------|--------|--------|------|
| PLL Bandwidth      | BWH          | High Bandwidth Selected   | 2   | 3         | 4         | MHz    |        |      |
| PLL Bandwidth      | BWL          | Low Bandwidth Selected  | 0.7 | 1         | 2         | MHz    |        |      |
| PLL Jitter Peaking | jPKH         | High Bandwidth Selected   |     | 2.5       | 3         | dB     |        |      |
| PLL Jitter Peaking | jPKL         | Low Bandwidth Selected  |     | 2         | 2.5       | dB     |        |      |
| Jitter, Phase      | tjphase_LoBW | PCIe Gen 1<br>(1.5 - 22 MHz)  |     | 36/42     | 108       | ps     | 1,2    |      |
|                    |              | PCIe Gen 2<br>(8-16 MHz, 5-16 MHz)<br>Lo-band content (10kHz to 1.5MHz)   |     | 1.1/1.2   | 3         | ps rms | 1,2    |      |
|                    |              | PCIe Gen 2<br>(8-16 MHz, 5-16 MHz)<br>Hi-band content (1.5MHz to Nyquist) |     | 2.0/2.1   | 3.1       | ps rms | 1,2    |      |
|                    |              | QPI_133MHz (4.8Gb, 12 UI)   |     | 0.24/0.25 | 0.5       | ps rms | 2, 3   |      |
|                    |              | QPI_133MHz (6.4Gb, 12 UI)   |     | 0.18/0.19 | 0.5       | ps rms | 2, 3   |      |
|                    | tjphase_HIBW | PCIe Gen 1<br>(1.5 - 22 MHz)  |     |           | 28/32     | 86     | ps     | 1,2  |
|                    |              | PCIe Gen 2<br>(8-16 MHz, 5-16 MHz)<br>Lo-band content (10kHz to 1.5MHz)   |     |           | 1.2/1.5   | 3      | ps rms | 1,2  |
|                    |              | PCIe Gen 2<br>(8-16 MHz, 5-16 MHz)<br>Hi-band content (1.5MHz to Nyquist) |     |           | 2.6/2.7   | 3.1    | ps rms | 1,2  |
|                    |              | QPI_133MHz (4.8Gb, 12 UI)   |     |           | 0.27/0.28 | 0.5    | ps rms | 2, 3 |
|                    |              | QPI_133MHz (6.4Gb, 12 UI)   |     |           | 0.2/0.21  | 0.5    | ps rms | 2, 3 |

**Notes on Phase Jitter: (Guaranteed by design and characterization, not tested in production)**

<sup>1</sup> See <http://www.pcisig.com> for complete specs. First number is Spread Spectrum Off, second is Spread Spectrum On.

<sup>2</sup> Device driven by IDT CK410B+ (932S421CGLF) or CK509B (932S509EKLf) or equivalent

<sup>3</sup> Calculated from Intel Supplied Clock Jitter Tool 1.5.1. First number is Spread Spectrum Off, second is Spread Spectrum On

## General SMBus serial interface information for the 9EX21801A

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address  $D4_{(h)}$
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) sends the data byte count = X
- ICS clock will **acknowledge**
- Controller (host) starts sending **Byte N through Byte N + X - 1**
- ICS clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a Stop bit

### How to Read:


- Controller (host) will send start bit.
- Controller (host) sends the write address  $D4_{(h)}$
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address  $D5_{(h)}$
- ICS clock will **acknowledge**
- ICS clock will send the data byte count = X
- ICS clock sends **Byte N + X - 1**
- ICS clock sends **Byte 0 through byte X (if  $X_{(h)}$  was written to byte 8).**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Write Operation |           |                      |
|-----------------------------|-----------|----------------------|
| Controller (Host)           |           | ICS (Slave/Receiver) |
| T                           | starT bit |                      |
| Slave Address $D4_{(h)}$ *  |           |                      |
| WR                          | WRite     |                      |
|                             |           | ACK                  |
| Beginning Byte = N          |           |                      |
|                             |           | ACK                  |
| Data Byte Count = X         |           |                      |
|                             |           | ACK                  |
| Beginning Byte N            | X Byte    |                      |
| ○                           |           | ACK                  |
| ○                           |           | ○                    |
| ○                           |           | ○                    |
| ○                           |           | ○                    |
| Byte N + X - 1              |           |                      |
|                             |           | ACK                  |
| P                           | stoP bit  |                      |

| Index Block Read Operation |                 |                      |
|----------------------------|-----------------|----------------------|
| Controller (Host)          |                 | ICS (Slave/Receiver) |
| T                          | starT bit       |                      |
| Slave Address $D4_{(h)}$ * |                 |                      |
| WR                         | WRite           |                      |
|                            |                 | ACK                  |
| Beginning Byte = N         |                 |                      |
|                            |                 | ACK                  |
| RT                         | Repeat starT    |                      |
| Slave Address $D5_{(h)}$ * |                 |                      |
| RD                         | ReaD            |                      |
|                            |                 | ACK                  |
|                            |                 | Data Byte Count = X  |
| ACK                        |                 |                      |
| ACK                        |                 | Beginning Byte N     |
| ○                          |                 | ○                    |
| ○                          |                 | ○                    |
| ○                          |                 | ○                    |
|                            |                 | Byte N + X - 1       |
| N                          | Not acknowledge |                      |
| P                          | stoP bit        |                      |

Note: The address is selectable among 4 values (page 2).

### 9EX21801 SMBus Addressing



**SMBusTable: Output, and PLL BW Control Register**

| Byte 0 | Pin # | Name                    | Control Function       | Type | 0  | 1      | PWD   |
|--------|-------|-------------------------|------------------------|------|--|--------|-------|
| Bit 7  | 4     | PLL_BW# adjust          |                        | RW   | 00 = Low BW (1MHz)<br>10 = Bypass<br>11 = High BW (3MHz) |        | Latch |
| Bit 6  |       | BYPASS# test mode / PLL |                        | RW   |  |        | Latch |
| Bit 5  |       | DIF_17                  | Output Control         | RW   | Hi-Z   | Enable | 1     |
| Bit 4  |       | DIF_16                  | Output Control         | RW   | Hi-Z   | Enable | 1     |
| Bit 3  |       | RESERVED                |                        |      |  |        | 0     |
| Bit 2  | -     | 100M_133M#              | Frequency Select Bit C | RW   | 133MHz   | 100MHz | Latch |
| Bit 1  | -     | FSB                     | Frequency Select Bit B | RW   | See Frequency Select<br>Table                            |        | 0     |
| Bit 0  | -     | FSA                     | Frequency Select bit A | RW   |  |        | 1     |

**SMBusTable: Output Control Register**

| Byte 1 | Pin # | Name  | Control Function | Type | 0    | 1      | PWD |
|--------|-------|-------|------------------|------|------|--------|-----|
| Bit 7  |       | DIF_7 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 6  |       | DIF_6 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 5  |       | DIF_5 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 4  |       | DIF_4 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 3  |       | DIF_3 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 2  |       | DIF_2 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 1  |       | DIF_1 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 0  |       | DIF_0 | Output Control   | RW   | Hi-Z | Enable | 1   |

**SMBusTable: Output Control Register**

| Byte 2 | Pin # | Name   | Control Function | Type | 0    | 1      | PWD |
|--------|-------|--------|------------------|------|------|--------|-----|
| Bit 7  |       | DIF_15 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 6  |       | DIF_14 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 5  |       | DIF_13 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 4  |       | DIF_12 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 3  |       | DIF_11 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 2  |       | DIF_10 | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 1  |       | DIF_9  | Output Control   | RW   | Hi-Z | Enable | 1   |
| Bit 0  |       | DIF_8  | Output Control   | RW   | Hi-Z | Enable | 1   |

**SMBusTable: Output Enable Readback Register**

| Byte 3 | Pin # | Name            | Control Function | Type | 0       | 1      | PWD |
|--------|-------|-----------------|------------------|------|---------|--------|-----|
| Bit 7  | 5     | OE11# Input     | Pin Readback     | R    | Pin Low | Pin Hi | X   |
| Bit 6  | 2     | OE10# Input     | Pin Readback     | R    | Pin Low | Pin Hi | X   |
| Bit 5  | 72    | OE9# Input      | Pin Readback     | R    | Pin Low | Pin Hi | X   |
| Bit 4  | 59    | OE8# Input      | Pin Readback     | R    | Pin Low | Pin Hi | X   |
| Bit 3  | 56    | OE7# Input      | Pin Readback     | R    | Pin Low | Pin Hi | X   |
| Bit 2  | 52    | OE6# Input      | Pin Readback     | R    | Pin Low | Pin Hi | X   |
| Bit 1  | 49    | OE5# Input      | Pin Readback     | R    | Pin Low | Pin Hi | X   |
| Bit 0  | 36    | OE_01234# Input | Pin Readback     | R    | Pin Low | Pin Hi | X   |

SMBusTable: Output Enable Readback Register

| Byte 4 | Pin # | Name             | Control Function | Type | 0       | 1       | PWD |
|--------|-------|------------------|------------------|------|---------|---------|-----|
| Bit 7  |       | RESERVED         |                  |      |         |         | 0   |
| Bit 6  |       | RESERVED         |                  |      |         |         | 0   |
| Bit 5  | 62    | 100M_133M# Input | Pin Readback     | R    | 133M    | 100M    | X   |
| Bit 4  | 68    | SEL_A_B# Input   | Pin Readback     | R    | Input B | Input A | X   |
| Bit 3  | 22    | OE15_17# Input   | Pin Readback     | R    | Pin Low | Pin Hi  | X   |
| Bit 2  | 18    | OE14# Input      | Pin Readback     | R    | Pin Low | Pin Hi  | X   |
| Bit 1  | 15    | OE13# Input      | Pin Readback     | R    | Pin Low | Pin Hi  | X   |
| Bit 0  | 8     | OE12# Input      | Pin Readback     | R    | Pin Low | Pin Hi  | X   |

Note: For an output to be enabled, BOTH the Output Enable Bit and the OE# pin must be enabled. This means that the Output Enable Bit must be '1' and the corresponding OE# pin must be '0'.

SMBusTable: Vendor & Revision ID Register


| Byte 5 | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|--------|-------|------|------------------|------|---|---|-----|
| Bit 7  | -     | RID3 | REVISION ID      | R    | - | - | 0   |
| Bit 6  | -     | RID2 |                  | R    | - | - | 0   |
| Bit 5  | -     | RID1 |                  | R    | - | - | 0   |
| Bit 4  | -     | RID0 |                  | R    | - | - | 1   |
| Bit 3  | -     | VID3 | VENDOR ID        | R    | - | - | 0   |
| Bit 2  | -     | VID2 |                  | R    | - | - | 0   |
| Bit 1  | -     | VID1 |                  | R    | - | - | 0   |
| Bit 0  | -     | VID0 |                  | R    | - | - | 1   |

SMBusTable: DEVICE ID

| Byte 6 | Pin # | Name              | Control Function | Type | 0                   | 1 | PWD |
|--------|-------|-------------------|------------------|------|---------------------|---|-----|
| Bit 7  | -     | Device ID 7 (MSB) |                  | R    | Device ID is 18 hex |   | 0   |
| Bit 6  | -     | Device ID 6       |                  | R    |                     | 0 |     |
| Bit 5  | -     | Device ID 5       |                  | R    |                     | 0 |     |
| Bit 4  | -     | Device ID 4       |                  | R    |                     | 1 |     |
| Bit 3  | -     | Device ID 3       |                  | R    |                     | 1 |     |
| Bit 2  | -     | Device ID 2       |                  | R    |                     | 0 |     |
| Bit 1  | -     | Device ID 1       |                  | R    |                     | 0 |     |
| Bit 0  | -     | Device ID 0       |                  | R    |                     | 0 |     |

SMBusTable: Byte Count Register

| Byte 7 | Pin # | Name | Control Function  | Type | 0 | 1 | PWD |
|--------|-------|------|---|------|---|---|-----|
| Bit 7  | -     | BC7  | Writing to this register configures how many bytes will be read back. | RW   | - | - | 0   |
| Bit 6  | -     | BC6  |   | RW   | - | - | 0   |
| Bit 5  | -     | BC5  |   | RW   | - | - | 0   |
| Bit 4  | -     | BC4  |   | RW   | - | - | 0   |
| Bit 3  | -     | BC3  |   | RW   | - | - | 0   |
| Bit 2  | -     | BC2  |   | RW   | - | - | 1   |
| Bit 1  | -     | BC1  |   | RW   | - | - | 1   |
| Bit 0  | -     | BC0  |   | RW   | - | - | 1   |



**THERMALLY ENHANCED, VERY THIN, FINE PITCH  
QUAD FLAT / NO LEAD PLASTIC PACKAGE**

**DIMENSIONS**

| SYMBOL         | 72L |
|----------------|-----|
| N              | 72  |
| N <sub>D</sub> | 18  |
| N <sub>E</sub> | 18  |

**DIMENSIONS (mm)**

| SYMBOL         | MIN.           | MAX. |
|----------------|----------------|------|
| A              | 0.8            | 1.0  |
| A1             | 0              | 0.05 |
| A3             | 0.25 Reference |      |
| b              | 0.18           | 0.3  |
| e              | 0.50 BASIC     |      |
| D x E BASIC    | 10.00 x 10.00  |      |
| D2 MIN. / MAX. | 5.75           | 6.15 |
| E2 MIN. / MAX. | 5.75           | 6.15 |
| L MIN. / MAX.  | 0.3            | 0.5  |

**Ordering Information**

| Part / Order Number | Shipping Packaging | Package    | Temperature  |
|---------------------|--------------------|------------|--------------|
| 9EX21801AKLF        | Tray               | 72-pin MLF | 0 to +70°C   |
| 9EX21801AKLFT       | Tape and Reel      | 72-pin MLF | 0 to +70°C   |
| 9EX21801AKILF       | Tray               | 72-pin MLF | -40 to +85°C |
| 9EX21801AKILFT      | Tape and Reel      | 72-pin MLF | -40 to +85°C |

“LF” suffix to the part number are the Pb-Free configuration and are RoHS compliant.  
“A” is the device revision designator (will not correlate to the datasheet revision).

## Revision History

| Rev. | Issue Date | Description   | Page #  |
|------|------------|---|---------|
| A    | 12/17/2008 | 1. Updated PLL mode input frequency range<br>2. Noted that Modulation frequency is the Allowable Spread Modulation Frequency. Added footnote 3.<br>3. Corrected PCIe Gen1 Max phase jitter spec to be 86 ps instead of 108ps. 86ps is the derated limit when using ~160K cycles to calculate the value.<br>Released to final - Rev A. | 5,8     |
| B    | 1/20/2010  | 1. Corrected Pin Description for Pin 62. 0 = 133M, 1 = 100M.  | 4       |
| C    | 2/4/2010   | 1. Changed Pin Description for Pin 62. Instead of defining the functionality in the description, the description now refers to the Frequency Functionality Table for definition.  | 4       |
| D    | 5/13/2011  | 1. Added separate input frequency spec for 100M and 133M.   | 5       |
| E    | 7/20/2011  | Added I-temp information  | Various |
|      |            |   |         |
|      |            |   |         |

Innovate with IDT and accelerate your future networks. Contact:

[www.IDT.com](http://www.IDT.com)

### For Sales

800-345-7015  
408-284-8200  
Fax: 408-284-2775

### For Tech Support

408-284-6578  
pcclockhelp@idt.com

### Corporate Headquarters

Integrated Device Technology, Inc.  
6024 Silver Creek Valley Road  
San Jose, CA 95138  
United States  
800 345 7015  
+408 284 8200 (outside U.S.)

### Asia Pacific and Japan

IDT Singapore Pte. Ltd.  
1 Kallang Sector #07-01/06  
KolamAyer Industrial Park  
Singapore 349276  
Phone: 65-6-744-3356  
Fax: 65-6-744-1764

### Europe

IDT Europe Limited  
321 Kingston Road  
Leatherhead, Surrey  
KT22 7TU England  
Phone: 44-1372-363339  
Fax: 44-1372-378851

